메뉴 건너뛰기




Volumn 9, Issue 1, 2001, Pages 201-205

Unifying simulation and execution in a design environment for FPGA systems

Author keywords

Debug; Field programmable gate array (FPGA); Reconfigurable computing

Indexed keywords

APPLICATION SPECIFIC INTEGRATED CIRCUITS; BUILT-IN SELF TEST; COMPUTER SIMULATION; DESIGN FOR TESTABILITY; FIELD PROGRAMMABLE GATE ARRAYS;

EID: 0035242929     PISSN: 10638210     EISSN: None     Source Type: Journal    
DOI: 10.1109/92.920834     Document Type: Article
Times cited : (17)

References (5)
  • 4
    • 0003483697 scopus 로고
    • Innerview hardware debugger: A logic analysis tool for the virtual wires emulation system
    • M.S. Thesis, Massachusetts Univ. Technol.
    • (1995)
    • Hanono, S.Z.1


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.