JBits™ implementations of the advanced encryption standard (Rijndael)

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 2147, Issue , 2001, Pages 162-171

  McMillan, Scott ^a   Patterson, Cameron ^a  

^a XILINX INC   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER CIRCUITS; DATA PRIVACY; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); INTEGRATED CIRCUIT DESIGN;

ADVANCED ENCRYPTION STANDARD; DESIGN ABSTRACTIONS; DESIGN FLOWS; HARDWARE/SOFTWARE TRADEOFFS; HIERARCHICAL MODULES; PLACEMENT AND ROUTING; RESOURCE UTILIZATIONS; RIJNDAEL ALGORITHM;

CRYPTOGRAPHY;

EID: 84949211582     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/3-540-44687-7_17     Document Type: Conference Paper

References (14)

1. National Institute of Standards and Technology. Announcing request for candidate algorithm nominations for the Advanced Encryption Standard (AES). Federal Register, 62(117):48051–48058, Sep 1997.
2. James Nechvatal, Elaine Barker, Lawrence Bassham, William Burr, Morris Dworkin, James Foti, and Edward Roback. Report on the development of the Advanced Encryption Standard (AES). Available at http://www.nist.gov/aes/round2/r2report.pdf, Oct 2000.
3. Cameron Patterson. High performance DES encryption in Virtex FPGAs using JBits. In Kenneth L. Pocek and Jeffrey M. Arnold, editors, IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM 2000), pages 113–121, Apr 2000.
4. Cameron Patterson. A dynamic FPGA implementation of the Serpent block cipher. In Cetin Koc and Christof Paar, editors, Second International Workshop on Cryptographic Hardware and Embedded Systems (CHES 2000), pages 141–155. Springer-Verlag Lecture Notes in Computer Science, Volume 1965, Aug 2000.
5. Steve Trimberger, Raymond Pang, and Amit Singh. A 12 Gbps DES encryptor/decryptor core in an FPGA. In Cetin Koc and Christof Paar, editors, Second International Workshop on Cryptographic Hardware and Embedded Systems (CHES 2000), pages 156–163. Springer- Verlag Lecture Notes in Computer Science, Volume 1965, Aug 2000.
6. Steve Guccione, Delon Levi, and Prasanna Sundararajan. JBits: Java based interface for reconfigurable computing. In Second Annual Military and Aerospace Applications of Programmable Devices and Technologies (MAPLD’99), The Johns Hopkins University, Laurel, Maryland, Sep 1999.
7. Oskar Mencer, Martin Morf, and Michael J. Flynn. PAM-Blox: High performance FPGA design for adaptive computing. In Kenneth L. Pocek and Jeffrey M. Arnold, editors, IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM’98), pages 167–174, Apr 1998.
8. Peter Bellows and Brad Hutchings. JHDL: An HDL for reconfigurable systems. In Kenneth L. Pocek and Jeffrey M. Arnold, editors, IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM’98), pages 175–184, Apr 1998.
9. Michael Chu, NicholasWeaver, Kolja Sulimma, Andrè Dehon, and John Wawrzynek. Object oriented circuit-generators in Java. In Kenneth L. Pocek and JeffreyM. Arnold, editors, IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM’98), pages 158–166, Apr 1998.
10. S. Mohan, R. Wittig, S. Kelem, and S. Leavesley. The core generator framework. In Fifth Canadian Workshop on Field-Programmable Devices (FPD’98), Jun 1998.
11. Joan Daemen, Lars R. Knudsen, and Vincent Rijmen. The block cipher Square. In Eli Biham, editor, Fast Software Encryption (FSE 97), pages 149–165. Springer-Verlag Lecture Notes in Computer Science, Volume 1267, 1997.
12. Joan Daemen and Vincent Rijmen. AES proposal: Rijndael. In The First Advanced Encryption Standard Candidate Conference, Aug 1998. Available at http://www.nist.gov/aes.
13. Steven A. Guccione and Delon Levi. Run-time parameterizable cores. In Patrick Lysaght, James Irvine, and Reiner Hartenstein, editors, Ninth International Conference on Field- Programmable Logic and Applications (FPL’99), pages 215–222. Springer-Verlag Lecture Notes in Computer Science, Volume 1673, Aug 1999.
14. Scott McMillan and Steven A. Guccione. Partial run-time reconfiguration using JRTR. In R.W. Hartenstein and H. Grunbacher, editors, Tenth International Conference on Field- Programmable Logic and Applications (FPL 2000), pages 352–360. Springer-Verlag Lecture Notes in Computer Science, Volume 1896, Aug 2000.