FPGA-based discrete wavelet transforms system

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 2147, Issue , 2001, Pages 607-612

  Nibouche, Mokhtar ^a   Bouridane, Ahmed ^a   Murtagh, Fionn ^a   Nibouche, Omar ^a  

^a QUEEN'S UNIVERSITY BELFAST   (United Kingdom)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER CIRCUITS; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); INTEGRATED CIRCUIT DESIGN; SIGNAL RECONSTRUCTION;

APPLICATION DEVELOPERS; DESIGN ABSTRACTIONS; FPGA CONFIGURATION; FPGA TECHNOLOGY; HIGH PERFORMANCE SYSTEMS; LOW-LEVEL DESIGNS; PROCESSING ALGORITHMS; PROGRAMMING MODELS;

DISCRETE WAVELET TRANSFORMS;

EID: 77956020373     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/3-540-44687-7_64     Document Type: Conference Paper

References (13)

1. JPEG2000 Image Coding System., JPEG 2000 final committee draft version 1.0, March 2000 (available from http://www.jpeg.org/FCD15444-1.htm)
2. C. S. Burrus, R. A. Gopinath and H. Guo,.Introduction to Wavelets and Wavelet Transforms - A Primer., Prentice Hall, New Jersey, USA, 1998.
3. G. Strang and T. Nguyen, "Wavelets and Filter Banks", Wellesley-Cambridge Press, 1996.
4. S. Masud "VLSI system for discrete wavelet transforms", PhD Thesis, Dept. of electrical engineering, The Queen.s University of Belfast, 1999.
5. F. Marino, "A’Double-Face’ Bit-Serial Architecture for 1-D Discrete Wavelet Transform" IEEE Trans. Circuit Syst.II, Vol. 47, NO.1, pp 65-71, Jan 2000.
6. M. Nibouche, A. Bouridane, O. Nibouche, D. Crookes,.Rapid Prototyping of Orthonormal Discrete Wavelet Transforms on FPGAs. IEEE International Symposium on Circuit and Systems, Sydney, Australia, May 2001.
7. M. Nibouche, A. Bouridane and O. Nibouche. Rapid Prototyping Of Biorthogonal Discrete Wavelet Transforms on FPGAs. To appear in IEEE International Conference on Electronics, Circuits and Systems, Malta, Sep 2001.
8. R F Woods, A Cassidy and J Gray, "VLSI architectures for Field Programmable Gate Arrays: A case study", IEEE Symposium on FPGAs for Custom Computing Machines (FCCM’96), Napa, USA, April 1996, pp 1-8.
9. O. Nibouche, A. Bouridane, M. Nibouche and D. Crookes,. New digit serial-parallel multiplier. IEEE International Symposium on Circuit and Systems, Geneva, 2000.
10. K. K. Parhi,.VLSI Digital Signal Processing Systems - Design and Implementation., John Wiley, USA, 1999.
11. R.I. Hartley and K.K. Parhi,.Digit-Serial Computation., Kluwer Academic 1995.
12. O. Nibouche, A. Bouridane and M. Nibouche,. A new pipelined digit serial computation., In preparation.
13. XC4000E and XC4000X Series Field Programmable Gate Arrays., Xilinx 1999.