Reconfigurable pipelined 2-D convolvers for fast digital signal processing

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Volumn 7, Issue 3, 1999, Pages 299-308

  Bosi, Bernard ^b   Bois, Guy ^a,c   Savaria, Yvon ^a,c  

^a IEEE

^b NORTEL NETWORKS   (Canada)

^c ÉCOLE POLYTECHNIQUE DE MONTRÉAL   (Canada)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER ARCHITECTURE; FIELD PROGRAMMABLE GATE ARRAYS; PIPELINE PROCESSING SYSTEMS; SOFTWARE ENGINEERING; SUBROUTINES;

HARDWARE/SOFTWARE CODESIGN; RECONFIGURABLE PIPELINED TWO-DIMENSIONAL CONVOLVERS;

DIGITAL SIGNAL PROCESSING;

EID: 0032646902     PISSN: 10638210     EISSN: None     Source Type: Journal    
DOI: 10.1109/92.784091     Document Type: Article

References (15)

1. O. Albaharna, P. Cheung, and T. Clarke, "Virtual hardware and the limits of computational speed-up," in Proc. IEEE Int. Symp. Circuits Syst., 1994, pp. 159-162.
2. P. M. Athanas and H. F. Silverman, "An adaptive hardware machine architecture and compiler for dynamic processor reconfiguration," in Pro. IEEE Int. Conf. Computer Design - VLSI Comput. Processors, 1991, pp. 397-400.
3. R. B. Lazarus and F. M. Meyer, "Realization of a dynamically reconfigurable reprocessor," in IEEE Nat. Aerospace Electron. Conf., 1993, pp. 74-80.
4. S. C. Chan, H. O. Ngai, and K. L. Ho, "A programmable image processing system using FPGA's," Int. J. Electron., vol. 75, no. 4, pp. 725-730, 1993.
5. B. Heeb and C. Pfister, "Chameleon: A workstation of a different color," in 2nd Int. Workshop Field Programmable Logic Applicat., 1993, pp. 152-161.
6. R. K. Gupta and G. De Micheli, "Hardware-software cosynthesis for digital systems," IEEE Design & Test, vol. 10, no. 3, pp. 29-41, Sept. 1993.
7. K. Buchenrieder and W. Rozenblit, "Codesign: An overview," in Computer-Aided Software/Hardware Engineering. Piscataway, NJ: IEEE Press, 1995, pp. 1-15.
8. D. Landeta and C. W. Malinowski, "A 2-D convolver architecture for real-time image processing," in Proc. SPIE - Visual Commun. Image Processing IV, vol. 1199, 1989, pp. 1095-1105.
9. TMS320C4x User's Guide, Texas Instruments Incorporated, Dallas, TX, 1991.
10. B. Bosi, G. Bois, and Y. Savaria (1996). "Reconfigurable pipelined 2-D convolvers for fast digital signal processing," École Polytechnique de Montréal, Montréal, Canada, Tech. Rep., [Online.] Available HTTP: http://www.gegi.polymtl.ca/info/bois/pub
11. K. Preston Jr., M. J. B. Duff, S. Levialdi, P. E. Norgren, and J.-I. Toriwaki, "Basics of cellular logic with some applications in medical image processing," Proc. IEEE, vol. 67, pp. 251-281, May 1979.
12. R. C. Gonzalez and P. Wintz, Digital Image Processing, 2nd ed. Reading, MA: Addison-Wesley, 1987.
13. Introduction to Top-Down Design Training Workbook, ver. 8.2_5, Mentor Graphics Corporation, Wilsonville, OR, 1993.
14. The Programmable Logic Data Book, Xilinx Inc., San Jose, CA, 1994.
15. J. F. Côté, C. Collet, D. D. Haule, and A. S. Malowany, "High performance convolution processor," in SPIE Visual Commun. Image Processing, vol. 1001, 1988, pp. 469-475.