A quantitative analysis of reconfigurable coprocessors for multimedia applications

Proceedings - IEEE Symposium on FPGAs for Custom Computing Machines, FCCM 1998

Volumn 1998-April, Issue , 1998, Pages 1-10

  Miyamori, Takashi ^a   Olukotun, Kunle ^b  

^a TOSHIBA CORPORATION   (Japan)

^b Stanford University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATION PROGRAMS; COMPUTATION THEORY; COMPUTERS; COPROCESSOR; MULTIMEDIA SYSTEMS; RECONFIGURABLE ARCHITECTURES;

CO-PROCESSOR ARCHITECTURE; CONFIGURABLE LOGIC BLOCKS; FINE GRAIN PARALLELISM; GENERAL-PURPOSE MICROPROCESSORS; MULTIMEDIA APPLICATIONS; PERFORMANCE IMPROVEMENTS; PROGRAMMING ENVIRONMENT; RECONFIGURABLE COPROCESSORS;

FIELD PROGRAMMABLE GATE ARRAYS (FPGA);

EID: 84942851882     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FPGA.1998.707876     Document Type: Conference Paper

References (24)

1. Marc Tremblay, J. Michael O'Connor, Venkatesh Narayanan, and Liang He, "VIS Speeds New Media Processing", IEEE Micro, pp. 10-20, Aug. 1996.
2. Alex Peleg and Uri Weiser, "MMX Technology Extension to the Intel Architecture", IEEE Micro, pp. 42-50, Aug. 1996.
3. Ruby B. Lee, "Subword Parallelism with MAX-2", IEEE Micro, pp. 51-59, Aug. 1996.
4. Kunle A. Olukotun, Rachid Helaihel, Jeremy Levitt, and Ricardo Ramirez, "A Software-Hardware Cosynthesis Approach to Digital System Simulation", IEEE Micro, Vol. 14, pp. 48-58, Nov. 1994.
5. Peter M. Athanas and Harvery F. Silverman, "Processor Reconfiguration through Instruction-set Metamorphosis", IEEE Computer, vol. 26, no. 3, pp. 11-18, Mar. 1994.
6. Rahul Razdan, Karl Brace, and Michael D. Smith, "PRISC Software Acceleration Techniques", IEEE International Conference on Computer Design, 1994.
7. Ralph D. Witting and Paul Chow, "OneChip: An FPGA Processor with Reconfigurable Logic", IEEE Symposium on FPGAs for Custom Computing Machines, 1996.
8. John. R. Hauser and John Wawrzynek, "Garp: A MIPS Processor with a Reconfigurable Coprocessor", IEEE Symposium on FPGAs for Custom Computing Machines, 1997.
9. Scott Hauck, Thomas W. Fry, Matthew M. Hosler, and Jeffrey P. Kao, "The Chimaera Reconfigurable Functional Unit", IEEE Symposium on FPGAs for Custom Computing Machines, 1997.
10. Ulrich Schmidt and Sönke Mehrgardt, "Wavefront Array Processor for Video Applications", International Conference on Computer Design, 1990.
11. Alfred K. Yeung and Jan M. Rabaey, "A 2.4GOPS Data-Driven Reconfigurable Multiprocessor IC for DSP", IEEE International Solid-State Circuits Conference Digest of Technical Papers, pp.108-109, 1995.
12. Ethan Mirsky and André DeHon, "MATRIX: A Reconfigurable Computing Architecture with Configurable Instruction Distribution and Deployable Resources", IEEE Symposium on FPGAs for Custom Computing Machines, 1996.
13. Takashi Miyamori and Kunle Olukotun, "RE- MARC: Reconfigurable Multimedia Array Coprocessor", FPGA'98 (as poster paper), 1998.
14. Gerry Kane, "MIPS RISC Architecture", Prentice Hall, Englewood Cliffs, 1988.
15. M. Rosenblum, S. Herrod, E. Withchel, and A. Gupta, "The SimOS Approach", IEEE Parallel and Distributed Technology, Vol. 4, No. 3, 1995.
16. Xilinx, "XC4000XL-1 FPGAs Exceed 100MHz", XCELL Articles, Q3, 1997.
17. Bruce Schneier, "Applied Cryptography: Protocols, Algorithms, and Source Code in C", 2nd edition, John Wiley and Sons, 1996.
18. Michael D. Smith, "Tracing with pixie", Technical Report No. CSL-TR-91-497, Computer Systems Laboratory, Stanford University, 1991.
19. MPEG Software Simulation Group, "mpeg2encode/mpeg2decode version 1.2", http://www.mpeg.org/MSSG/, July, 1996.
20. R. Wood, A. Cassidy, and J. Gray, "VLSI Architectures for Field Programmable Gate Arrays: A Case Study", IEEE Symposium on FPGAs for Custom Computing Machines, 1996.
21. Michael D. Smith, "Support for Speculative Execution in High-Performance processors", Ph.D Thesis, Stanford University, Nov. 1992.
22. André DeHon, "Reconfigurable Architectures for General-Purpose Computing", Technical Report 1586, MIT Artificial Intelligence Laboratory, Chapter 4, Oct. 1996.
23. F. Arakawa, O. Nishii et al., "SH4 RISC Microprocessor for Multimedia", HOT Chips IX Symposium Record, Aug. 1997.
24. Kenneth C. Yeager, "The MIPS R10000 Superscalar Microprocessor", IEEE Micro, pp. 28-40, April 1996.