FPGAs vs. CPUs: Trends in peak floating-point performance

ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA

Volumn 12, Issue , 2004, Pages 171-180

  Underwood, Keith ^a  

^a SANDIA NATIONAL LABORATORIES   (United States)

Author keywords

Floating point; FPGA; Super computing; Trends

Indexed keywords

FLOATING POINT; MOORE'S LAW; SUPERCOMPUTING; TRENDS;

CMOS INTEGRATED CIRCUITS; COMPUTER SCIENCE; DATA STORAGE EQUIPMENT; EXTRAPOLATION; HIERARCHICAL SYSTEMS; MATHEMATICAL MODELS; PROGRAM PROCESSORS; SUPERCOMPUTERS; TRANSISTORS;

FIELD PROGRAMMABLE GATE ARRAYS;

EID: 2442598143     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (22)

1. International Technology Roadmap for Semiconductors. December 2003.
2. W. A. Wulf and S. A. McKee, "Hitting the memory wall: Implications of the obvious," Computer Architecture News, vol. 23, pp. 20-24, March 1995.
3. N. Shirazi, A. Walters, and P. Athanas, "Quantitative analysis of floating point arithmetic on fpga based custom computing machines," in Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines, pp. 155-162, 1995.
4. P. Belanovic and M. Leeser, "A library of parameterized floating-point modules and their use," in Proceedings of the International Conference on Field Programmable Logic and Applications, 2002.
5. J. Dido, N. Geraudie, L. Loiseau, O. Payeur, Y. Savaria, and D. Poirier, "A flexible floating-point format for optimizing data-paths and operators in fpga based dsps," in Proceedings of the ACM International Symposium on Field Programmable Gate Arrays, (Monterrey, CA), February 2002.
6. A. A. Gaar, W. Luk, P. Y. Cheung, N. Shirazi, and J. Hwang, "Automating customisation of floating-point designs," in Proceedings of the International Conference on Field Programmable Logic and Applications, 2002.
7. J. Liang, R. Tessier, and O. Mencer, "Floating point unit generation and evaluation for fpgas," in Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machines, (Napa Valley, CA), pp. 185-194, April 2003.
8. M. P. Leong, M. Y. Yeung, C. K. Yeung, C. W. Fu, P. A. Heng, and P. H. W. Leong, "Automatic floating to fixed point translation and its application to post-rendering 3d warping," in Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machines, (Napa Valley, CA), pp. 240-248, April 1999.
9. A. A. Gaar, O. Mencer, W. Luk, P. Y. Cheung, and N. Shirazi, "Floating point bitwidth analysis via automatic differentiation," in Proceedings of the International Conference on Field Programmable Technology, (Hong Kong), 2002.
10. IEEE Standards Board, "IEEE standard for binary floating-point arithmetic," Tech. Rep. ANSI/IEEE Std. 754-1985, The Institute of Electrical and Electronics Engineers, New York, 1985.
11. B.Fagin and C. Renard, "Field programmable gate arrays and floating point arithmetic," IEEE Transactions on VLSI, vol. 2, no. 3. pp. 365-367, 1994.
12. L. Louca, T. A. Cook, and W. H. Johnson, "Implementation of ieee single precision floating point addition and multiplication on fpgas," in Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines, pp. 107-116, 1996.
13. W. B. Ligon, S. P. McMillan, G. Monn, F. Stivers, K. Schoonover, and K. D. Underwood, "A re-evaluation of the praticality of floating-point on FPGAs," in Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines, (Napa Valley, CA), pp. 206-215, April 1998.
14. Z. Luo and M. Martonosi, "Accelerating pipelined integer and floating-point accumulations in configurable hardware with delayed addition techniques," IEEE Transactions on Computers, vol. 49, no. 3, pp. 208-218, 2000.
15. X. Wang and B. E. Nelson, "Tradeoffs of designing floating-point division and square root on virtex fpgas," in Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machines, (Napa Valley, CA), pp. 195-203, April 2003.
16. W. D. Smith and A. R. Schnore, "Towards and RCC-based accelerator for computational fluid dynamics applications," pp. 226-232, 2003.
17. E. Roesler and B. Nelson, "Novel Optimizations for Hardware Floating-Point Units in a Modern FPGA Architecture," in Proceedings of the 12th International Workshop on Field Programmable Logic and Applications (FPL'2002), pp. 637-646, August 2002.
18. J. J. Dongarra, "The linpack benchmark: An explanation," in 1st International Conference on Supercomputing, pp. 456-474, June 1987.
19. "Top 500 web site," September 2003. URL: http://www.top500.org.
20. J. S. Vetter and A. Yoo, "An empirical performance evaluation of scalable scientific applications," in Proceedings of the 2002 Conference on Supercomputing, Nov. 2002.
21. IA-32 Intel Architecture Optimization: Reference Manual. USA: Intel Corporation, 2003. Order Number:248966-009.
22. A. Rodrigues, R. Murphy, P. Kogge, and K. Underwood, "Characterizing a new class of threads in scientific applications for high end supercomputers," in in Preparation.