An adaptive cryptographic engine for IPSec architectures

IEEE Symposium on FPGAs for Custom Computing Machines, Proceedings

Volumn 2000-January, Issue , 2000, Pages 132-141

  Dandalis, Andreas ^a   Prasanna, Viktor K ^a   Rolim, Jose D P ^b  

^a University of Southern California   (United States)

^b UNIVERSITY OF GENEVA   (Switzerland)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTERS; DATA COMPRESSION; DATA PRIVACY; EMBEDDED SYSTEMS; ENGINES; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); INTERNET PROTOCOLS; MEMORY ARCHITECTURE; NETWORK ARCHITECTURE;

ADVANCED ENCRYPTION STANDARD; COMPRESSION TECHNIQUES; CRYPTOGRAPHIC ALGORITHMS; CRYPTOGRAPHIC ENGINES; IMPLEMENTATION COST; INTERNET PROTOCOL SECURITY; MEMORY REQUIREMENTS; SECURITY PARAMETERS;

CRYPTOGRAPHY;

EID: 84949816680     PISSN: 10823409     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FPGA.2000.903400     Document Type: Conference Paper

References (17)

1. Advanced Encryption Standard, http://www.nist.gov/aes
2. Cisco Systems, Inc., "IPSec", White paper, http://www.cisco.com/warp/public/cc/cisco//mkt/security/encryp/tech/ipsec-wp. htm
3. A. Dandalis, "Dynamic Logic Synthesis for Reconfigurable Devices", PhD Thesis, Dept. of Electrical Engineering - Systems, University of Southern California. Under Preparation.
4. A. Dandalis, A. Mei, and V. K. Prasanna, "Domain Specific Mapping for Solving Graph Problems on Reconfigurable Devices", Reconfigurable Architectures Workshop, April 1999.
5. S. Devadas, S. Laio, and K. Keutzer, "On Code Size Minimization Using Data Compression Techniques", Research Laboratory of Electronics Technical Memorandum 94/18, Massachusetts Institute of Technology, 1994.
6. A. J. Elbirt, C. Paar, "An FPGA Implementation and Performance Evaluation of the Serpent Block Cipher", Eighth ACM International Symposium on Field-Programmable Gate Arrays, February 2000.
7. D. Fowler, "Virtual Private Networks. Making the Right Connection", Morgan Kaufmann Publishers, Inc., San Francisco, California, 1999.
8. S. Hauck, Z. Li, and E. J. Schwabe, "Configuration Compression for the Xilinx XC6200 FPGA", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 18, No. 8, pp. 1107-1113, August, 1999.
9. S. Hauck, W. D. Wilson, "Runlength Compression Techniques for FPGA Configurations", IEEE Symposium on Field-Programmable Custom Computing Machines, April 1999.
10. IPSec Developers Forum, "What is IPSec", http://www-ip-sec.com/IPSec-info.html
11. C. Lefurgy, P. Bird, I.-C. Cheng, and T. Mudge, "Improving code density using compression techniques", 29th Annual IEEE/ACM Symposium on Microarchitecture, December 1997.
12. M. Nelson, J.-L. Gaily, "The Data Compression Book", M&T Books, New York, 1996.
13. B. Robinson, "Plans for a Secure Future", tele.com, Issue 418, September 20, 1999.
14. B. Schneier, "Applied Cryptography", John Willey & Sons, Inc., 2nd edition, 1996.
15. R. R. Taylor, S. C. Goldstein, "A High-Performance Flexible Architecture for Cryptography", Workshop on Cryptographic Hardware and Embedded Systems, August 1999.
16. SSH IPSEC Express, http://www.ipsec.com/products/ipsec
17. Virtex Series FPGAs, http://www.xilinx.com/products/virtex.htm