Very high speed 17 Gbps SHACAL encryption architecture

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 2778, Issue , 2003, Pages 111-120

  McLoone, Máire ^a   McCanny, J V ^a  

^a QUEEN'S UNIVERSITY BELFAST   (United Kingdom)

Author keywords

NESSIE; SHACAL

Indexed keywords

ALGORITHMS; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); HARDWARE; HASH FUNCTIONS; ITERATIVE METHODS;

DECRYPTION ALGORITHM; ENCRYPTION ALGORITHMS; FULLY PIPELINED; HARDWARE ARCHITECTURE; HARDWARE IMPLEMENTATIONS; NESSIE; PERFORMANCE METRICS; SHACAL;

CRYPTOGRAPHY;

EID: 24744439964     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/978-3-540-45234-8_12     Document Type: Article

References (13)

1. US NIST Advanced Encryption Standard, URL: http://csrc.nist.gov/encryption/aes/
2. M.P. Leong, O.Y.H. Cheung, K.H. Tsoi, P.H.W. Leong, "A Bit-Serial Implementation of the International Data Encryption Algorithm IDEA", IEEE Symposium on FCCMs 2000, California, April 2000.
3. rd NESSIE Workshop, URL: http://www.di.ens.fr/∼wwwgrecc/NESSIE3/, Germany, November 2002.
4. T. Ichikawa, T. Sorimachi, T. Kasuya, M. Matsui, "On the criteria of hardware evaluation of block ciphers(1)", Techn report of IEICE, ISEC2001-53, Sept 2001.
5. J.L. Beuchat, "High Throughput Implementations of the RC6 Block Cipher Using Virtex-E and Virtex-II Devices", INRIA Research Report, URL: http://www.ens-lyon.fr/-jlbeucha/publications.html, July 2002.
6. rd NESSIE Workshop, URL: http://www.di.ens.fr/∼wwwgrecc/NESSIE3/, Germany, November 2002.
7. st NESSIE Workshop, URL: https://www.cosic.esat.kuleuven.ac.be/nessie/workshop/, Belgium, Nov 2000.
8. th International FPL Conference, France, September 2002.
9. T. Grembowski, R. Lien, K. Gaj, N. Nguyen, P. Bellows, J. Flidr, T. Lehman, B. Schott, "Comparative Analysis of the Hardware Implementations of Hash Functions SHA-1 and SHA-512", Information Security Conference", Oct 2002.
10. M. McLoone, J.V. McCanny, "Efficient Single-Chip Implementation of SHA-384 & SHA-512", IEEE International FPT Conference, Hong Kong, Dec 2002.
11. T. Kim, W. Jao, S. Tjiang, "Circuit Optimization Using Carry-Save-Adder Cells", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 17, No.10, October 1998.
12. rd International CHES Workshop, pp 65-77, France, May 2001.
13. NESSIE, "Performance of Optimized Implementations of the NESSIE Primitives", http://www.cosic.esat.kuleuven.ac.be/nessie/deliverables/D21-v2.pdf February 2003.