Flexibility measurement of domain-specific reconfigurable hardware

ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA

Volumn 12, Issue , 2004, Pages 155-161

  Compton, Katherine ^a   Hauck, Scott ^b  

^a University of Wisconsin Madison   (United States)

^b UNIVERSITY OF WASHINGTON   (United States)

Author keywords

Flexibility; Programmable Hardware; Reconfigurable Hardware

Indexed keywords

ALGORITHMS; APPLICATION SPECIFIC INTEGRATED CIRCUITS; INTEGRATED CIRCUIT LAYOUT; INTEGRATED CIRCUIT TESTING; LOGIC DESIGN; MICROPROCESSOR CHIPS; PROGRAMMABLE LOGIC CONTROLLERS;

FLEXIBILITY; PROGRAMMABLE HARDWARE; RECONFIGURABLE HARDWARE; SYSTEM ON A CHIP (SOC);

COMPUTER HARDWARE;

EID: 2442526615     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/968280.968303     Document Type: Conference Paper

References (9)

1. K. Compton, S. Hauck, "Totem: Custom Reconfigurable Array Generation", IEEE Symposium on FPGAs for Custom Computing Machines, 2001.
2. K. Compton, A. Sharma, S. Phillips, S. Hauck, "Flexible Routing Architecture Generation for Domain-Specific Reconfigurable Subsystems", International Conference on Field-Programmable Logic and Applications, pp. 59-68, 2002.
3. D. C. Cronquist, P. Franklin, C. Fisher, M. Figueroa, C. Ebeling, "Architecture Design of Reconfigurable Pipelined Datapaths", Twentieth Anniversary Conference on Advanced Re-search in VLSI, 1999.
4. M. Scott, "The RaPiD Cell Structure", Personal Communications, 2001.
5. J. Darnauer, W.W.-M. Dai, "A Method for Generating Random Circuits and its Application to Routability Measurement", ACM Symposium on Field Programmable Gate Arrays, 1996.
6. M. Hutton, J. Rose, J. Grossman, and D. Corneil, "Characterization and Parameterized Generation of Synthetic Combinational Benchmark Circuits", IEEE Transactions on CAD, Vol. 17, No. 10, pp. 985-996, October 1998.
7. S. Wilton, J. Rose, Z. Vranesic, "Structural Analysis and Generation of Synthetic Digital Circuits with Memory", IEEE Transactions on VLSI, Vol. 9, No. 1, pp. 223-226, February 2001.
8. M. Hutton, J. Rose and D. Corneil, "Automatic Generation of Synthetic Sequential Benchmark Circuits", IEEE Transactions on CAD, Vol. 21, No. 8, pp. 928-940, August 2002.
9. K. Compton, Architecture Generation of Customized Reconfigurable Hardware. PhD Dissertation, Department of ECE, Northwestern University, 2003.