A methodology for synthesis of efficient intrusion detection systems on FPGAs

Proceedings - 12th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, FCCM 2004

Volumn , Issue , 2004, Pages 135-144

  Baker, Zachary K ^a   Prasanna, Viktor K ^a  

^a UNIVERSITY OF SOUTHERN CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER ARCHITECTURE; COMPUTER HARDWARE; DATABASE SYSTEMS; GRAPHIC METHODS; NATURAL FREQUENCIES; OPTIMIZATION; PATTERN MATCHING; ROUTERS; SYSTEMS ANALYSIS;

CIRCUIT DESIGN PROBLEMS; COMPUTATIONAL RESOURCES; INTRUSION DETECTION SYSTEMS (IDS); SYSTEM LEVEL DESIGNS;

FIELD PROGRAMMABLE GATE ARRAYS;

EID: 18644373058     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (16)

1. Hogwash Intrusion Detection System, http://hogwash.sourceforge.net/.
2. Z. K. Baker and V. K. Prasanna. Automatic Synthesis of Efficient Intrusion Detection Systems on FPGAs. Submitted to DAC '04, 2004.
3. Z. K. Baker and V. K. Prasanna. Time and Area Efficient Pattern Matching on FPGAs. In Proceedings of FPGA '04, 2004.
4. Y. H. Cho, S. Navab, and W. H. Mangione-Smith. Specialized Hardware for Deep Network Packet Filtering. In Proceedings FPL '02, Sept. 2002.
5. C. R. Clark and D. E. Schimmel. Efficient Reconfigurable Logic Circuits for Matching Complex Network Intrusion Detection Patterns. In Proceedings of FPL '03, 2003.
6. S. Dharmapurikar, P. Krishnamurthy, T. Sproull, and J. Lockwood. Implementation of a Deep Packet Inspection Circuit using Parallel Bloom Filters in Reconfigurable Hardware. In Proceedings of HOTi '03, 2003.
7. M. Gokhale, D. Dubois, A. Dubois, M. Boorman, S. Poole, and V. Hogsett. Granidt: Towards Gigabit Rate Network Intrusion Detection. In Proceedings of FPL '02, 2002.
8. B. L. Hutchings, R. Franklin, and D. Carver. Assisting Network Intrusion Detection with Reconfigurable Hardware. In Proceedings of FCCM '02, 2002.
9. C. J. Joit, S. Staniford, and J. McAlerney. Towards Faster String Matching for Intrusion Detection. http://www.silicondefense.com, 2003.
10. G. Karypis, R. Aggarwal, K. Schloegel, V. Kumar, and S. Shekhar. METIS Family of Multilevel Partitioning Algorithms, http://www-users.cs.umn.edu/ ~karypis/metis/.
11. B. Kernighan and S. Lin. An Efficient Heuristic Procedure for Partitioning Graphs, 1970. Bell System Tech.
12. D. E. Knuth, J. Morris, and V. R. Pratt. Fast Pattern Matching in Strings. In SIAM Journal on Computing, 1977.
13. J. Moscola, J. Lockwood, R. P. Loui, and M. Pachos. Implementation of a Content-Scanning Module for an Internet Firewall. In Proceedings of FCCM '03, Apr. 2003.
14. R. Sidhu, A. Mei, and V. K. Prasanna. String Matching on Multicontext FPGAs using Self-Reconfiguration. In Proceedings of FPGA '03, Feb 1999.
15. Sourcefire. Snort: The Open Source Network Intrusion Detection System, http://www.snort.org, 2003.
16. I. Sourdis and D. Pnevmatikatos. Fast, Large-Scale String Match for a 10Gbps FPGA-Based Network Intrusion Detection System. In Proceedings of FPL '03, 2003.