Evaluating the imagine stream architecture

Conference Proceedings - Annual International Symposium on Computer Architecture, ISCA

Volumn 31, Issue , 2004, Pages 14-25

  Ahn, Jung Ho ^a   Dally, William J ^a   Khailany, Brucek ^a   Kapasi, Ujval J ^a   Das, Abhishek ^a  

^a STANFORD UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATION SPECIFIC INTEGRATED CIRCUITS; BANDWIDTH; CMOS INTEGRATED CIRCUITS; COMPUTER HARDWARE; COMPUTER SOFTWARE; DATA TRANSFER; DATABASE SYSTEMS; EFFICIENCY; HIGH DEFINITION TELEVISION; PERFORMANCE; PROGRAM PROCESSORS; SOFTWARE PROTOTYPING;

DATASETS; IMAGINE STREAM ARCHITECTURE; STREAM PROCESSING; STREAM REGISTER FILE (SRF);

VERY LONG INSTRUCTION WORD ARCHITECTURE;

EID: 4644295630     PISSN: 10636897     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (16)

1. K. C. Cain, J. A. Torres, and R. T. Williams. RT_STAP: Real-time space-time adaptive processing benchmark. Technical Report MTR 96B0000021, MITRE, February 1997.
2. S. Chatterji, M. Narayanan, J. Duell, and L. Oliker. Performance evaluation of two emerging media processors: Viram and imagine. In International Parallel and Distributed Processing Symposium, pages 229-235, April 2003.
3. W. J. Dally, P. Hanrahan, M. Erez, T. J. Knight, F. Labonté, J. H. Ahn, N. Jayasena, U. J. Kapasi, A. Das, J. Gummaraju, and I. Buck. Merrimac: Supercomputing with streams. In SC2003, November 2003.
4. Intel® Intel® pentium® processor, http://www.intel. com/design/mobile/datashts/25261202.pdf.
5. T. Kanade, A. Yoshida, K. Oda, H. Kano, and M. Tanaka. A stereo machine for video-rate dense depth mapping and its new applications. In Proceedings of the 15th Computer Vision and Pattern Recognition Conference, pages 196-202, San Francisco, CA, June 18-20, 1996.
6. U. J. Kapasi, P. Mattson, W. J. Dally, J. D. Owens, and B. Towles. Stream scheduling. Concurrent VLSI Architecture Tech Report 122, Stanford University, Computer Systems Laboratory, March 2002.
7. U. J. Kapasi, S. Rixner, W. J. Dally, B. Khailany, J. H. Ahn, P. Mattson, and J. D. Owens. Programmable stream processors. IEEE Computer, pages 54-62, August 2003.
8. B. Khailany, W. J. Dally, S. Rixner, U. J. Kapasi, P. Mattson, J. Namkoong, J. D. Owens, B. Towles, and A. Chang. Imagine: Media processing with streams. IEEE Micro, pages 35-46, Mar/Apr 2001.
9. P. Mattson, W. J. Dally, S. Rixner, U. J. Kapasi, and J. D. Owens. Communication scheduling. In Proceedings of the ninth international conference on Architectural support for programming languages and operating systems, pages 82-92, November 2000.
10. K. Proudfoot, W. R. Mark, S. Tzvetkov, and P. Hanrahan. A real-time procedural shading system for programmable graphics hardware. In Proceedings of ACM SIGGRAPH, pages 159-170, August 2001.
11. J. S. Rai. A feasibility study on the application of stream architectures for packet processing applications. Master's thesis, North Carolina State University, Raleigh, NC, 2003.
12. S. Rajagopal, S. Rixner, and J. R. Cavallaro. A programmable baseband processor design for software defined radios. In 45th IEEE International Midwest Symposium on Circuits and Systems, volume 3, pages 413-416, August 2002.
13. S. Rixner. Stream Processor Architecture. Kluwer Academic Publishers, Boston, MA, 2001.
14. D. Sager, G. Hinton, M. Upton, T. Chappell, T. D. Fletcher, S. Samaan, and R. Murray. A 0.18μm CMOS IA32 microprocessor with a 4GHz integer execution unit. In 2007 IEEE International Solid-State Circuits Conference Digest of Technical Papers, pages 324-325, February 2001.
15. J. Suh, E.-G. Kim, S. P. Crago, L. Srinivasan, and M. C. French. A performance analysis of pim, stream processing, and tiled processing on memory-intensive signal processing kernels. In 30th Annual International Symposium on Computer Architecture, pages 410-421, June 2003.
16. Texas Instruments.TMS320C6713 Floating-Point Digital Signal Processors, 2003.03 edition.