A genetic representation for evolutionary fault recovery in virtex FPGAs

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 2606, Issue , 2003, Pages 47-56

  Lohn, Jason ^a   Larchev, Greg ^a   DeMara, Ronald ^b  

^a NASA AMES RESEARCH CENTER   (United States)

^b University of Central Florida   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

FIELD PROGRAMMABLE GATE ARRAYS (FPGA); MOLECULAR BIOLOGY;

COMBINATIONAL LOGIC BLOCKS; EVOLUTIONARY APPROACH; FAULT RECOVERY; FAULT RECOVERY SYSTEMS; GENETIC REPRESENTATIONS; SOFTWARE MODEL; VIRTEX FPGAS;

COMPUTER CIRCUITS;

EID: 84957017010     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/3-540-36553-2_5     Document Type: Conference Paper

References (16)

1. Actel Corporation, “Actel FPGAs Make Significant Contribution To Global Space Exploration,” Press Release, August 30, 1999. available at: http://www.actel.com/company/press/1999pr/SpaceContribution.html
2. Agilent Technologies, Inc., Quadrature Decoder/Counter Interface ICs, Data Sheet HCTL-2020PLC
3. N. W. Bergmann and P. R. Sutton, “A High-Performance Computing Module for a Low Earth Orbit Satellite using Reconfigurable Logic,” in Proceedings of Military and Aerospace Applications of Programmable Devices and Technologies Conference, September 15-16, 1998, Greenbelt, MD.
4. R. O. Canham and A. M. Tyrrell, “Evolved Fault Tolerance in Evolvable Hardware,” in Proceedings of IEEE Congress on Evolutionary Computation, 2002, Honolulu, HI.
5. S. Guccione, D. Levi, P. Sundararajan, “JBits: A Java-based Interface for Reconfigurable Computing,” 2nd Annual Military and Aerospace Applications of Programmable Devices and Technologies Conference (MAPLD).
6. P. Haddow and G. Tufte, “Bridging the Genotype-Phenotype Mapping for Digital FPGAs,” The Third NASA/Dod Workshop on Evolvable Hardware, pp. 109-115
7. D. Keymeulen, A. Stoica, R. Zebulum, “Fault-Tolerant Evolvable Hardware using Field Programmable Transistor Arrays,” IEEE Transactions on Reliability, Special Issue on Fault-Tolerant VLSI Systems, Vol. 49, No. 3, September 2000, pp. 305-316.
8. D. Levi and S. Guccione, “GeneticFPGA: Evolving Stable Circuits on Mainstream FPGAs,” In Adrian Stoica, Didier Keymeulen, and Jason Lohn, editors, Proceedings of the First NASA/DOD Workshop on Evolvable Hardware, pp. 12-17, IEEE Computer Society Press, Los Alamitos, CA, July 1999.
9. J.D. Lohn, G.L. Haith, S.P. Colombano, D. Stassinopoulos, “A Comparison of Dynamic Fitness Schedules for Evolutionary Design of Amplifiers,” in Proceedings of the First NASA/DoD Workshop on Evolvable Hardware, Pasadena, CA, IEEE Computer Society Press, 1999, pp. 87-92.
10. D.C. Mayer, R. B. Katz, J. V. Osborn, J. M. Soden, “Report of the Odyssey FPGA Independent Assessment Team,” NASA/JPL, 2001.
11. J. F. Miller and M. Hartmann, “Evolving messy gates for fault tolerance: some preliminary findings,” in Proceedings of the Third NASA/DoD Workshop on Evolvable Hardware, July 12-14, 2001, Long Beach, CA.
12. M. Tahoori, S. Mitra, S. Toutounchi, E. McCluskey, “Fault Grading FPGA Interconnect Test Configuration,” in Proceedings of Intl Test Conference, 2002.
13. A. Thompson, “Evolving Fault Tolerant Systems,” in Proceedings of 1st IEE/IEEE Intl Conference on Genetic Algorithms in Engineering Systems, IEE Conf. Pub. No 414, pp 524-529, TBD Date, TBD Place
14. S. Vigander, Evolutionary Fault Repair of Electronics in Space Applications, Dissertation, Norwegian University of Science and Technology, Trondheim, Norway, February 28, 2001.
15. E. B. Wells and S. M. Loo, “On the Use of Distributed Reconfigurable Hardware in Launch Control Avionics,” in Proceedings of Digital Avionics Systems Conference, TBD day/month, 2001, TBD location.
16. Xilinx Inc., “Xilinx Radiation Hardened Virtex FPGAs Shipping To JPL Mars Mission And Other Space Programs,” Press Release, May 15, 2001.