Architecture design of reconfigurable pipelined datapaths

Proceedings - 20th Anniversary Conference on Advanced Research in VLSI, ARVLSI 1999

Volumn , Issue , 1999, Pages 23-40

  Cronquist, Darren C ^a   Fisher, Chris ^a   Figueroa, Miguel ^a   Franklin, Paul ^a   Ebeling, Carl ^a  

^a University of Washington   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

EMBEDDED SYSTEMS; GENERAL PURPOSE COMPUTERS; SIGNAL PROCESSING; VLSI CIRCUITS;

APPLICATION-SPECIFIC ARCHITECTURES; APPLICATION-SPECIFIC COMPUTATION; ARCHITECTURE DESIGNS; COARSE GRAINED RECONFIGURABLE ARCHITECTURE; COMPUTATION INTENSIVES; FUNDAMENTAL FEATURES; GENERAL PURPOSE PROCESSORS; PROGRAMMABLE CONTROLS;

RECONFIGURABLE ARCHITECTURES;

EID: 84966670525     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ARVLSI.1999.756035     Document Type: Conference Paper

References (11)

1. J. M. Arnold, D. A. Buell, D. T. Hoang, D. V. Pryor, N. Shirazi, and M. R. Thistle. The Splash 2 processor and applications. In Proceedings IEEE International Conference on Computer Design: VLSI in Computers and Processors, pages 482-5. IEEE Comput. Soc. Press, 1993.
2. P. Bertin, D. Roncin, and J. Vuillemin. Programmable active memories: a performance assessment. In Parallel Architectures and Their Efficient Use: First Heinz Nixdorf Symposium Proceedings, pages 119-30. Springer-Verlag, 1993.
3. Darren C. Cronquist, Paul Franklin, Stefan G. Berg, and Carl Ebeling. Specifying and compiling applications for RaPiD. In Field-Programmable Custom Computing Machines (FCCM-98), 1998.
4. E. De Greef, F. Catthoor, and H. De Man. Mapping real-time motion estimation type algorithms to memory Efficient, programmable multiprocessor architectures. Microprocessing & Microprogramming, 41(5-6):409-23, 1995.
5. Carl Ebeling, Darren C. Cronquist, Paul Franklin, and Stefan Berg. Mapping applications to the RaPiD con-gurable architecture. In Field-Programmable Custom Computing Machines (FCCM-97), 1997.
6. H. T. Kung. Let's design algorithms for VLSI systems. Technical Report CMU-CS-79-151, Carnegie-Mellon University, January 1979.
7. M. Lam. Software pipelining: An effective scheduling technique for VLIW machines. In SIGPLAN '88 Conference on Programming Language Design and Implementation, pages 318-328, 1988.
8. P. Lee and Z. M. Kedem. Synthesizing linear array algorithms from nested FOR loop algorithms. IEEE Transactions on Computers, 37(12):1578-98, 1988.
9. Charles E. Leiserson and James B. Saxe. Retiming synchronous circuitry. Algorithmica, 6:5-35, 1991.
10. D. I. Moldovan and J. A. B. Fortes. Partitioning and mapping algorithms into fixed size systolic arrays. IEEE Transactions on Computers, C-35(1):1-12, 1986.
11. J. E. Vuillemin, P. Bertin, D. Roncin, M. Shand, H. H. Touati, and P. Boucard. Programmable active memories: reconfigurable systems come of age. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 4(1):56-69, 1996.