Rijndael FPGA implementations utilising look-up tables

Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology

Volumn 34, Issue 3, 2003, Pages 261-275

  McLoone, Máire ^a   McCanny, John V ^a  

^a QUEEN'S UNIVERSITY BELFAST   (United Kingdom)

Author keywords

AES; Encryption; FPGA implementation; Rijndael

Indexed keywords

COMPUTER SIMULATION; CRYPTOGRAPHY; FIELD PROGRAMMABLE GATE ARRAYS; FUNCTIONS; ITERATIVE METHODS; MATHEMATICAL TRANSFORMATIONS; PERFORMANCE; POLYNOMIALS; TABLE LOOKUP;

ADVANCED ENCRYPTION STANDARD ALGORITHM; RIJNDAEL ALGORITHM; RIJNDAEL ROUND FUNCTION; SOFTWARE PACKAGE SYNPLIFY PRO V6.0; SOFTWARE PACKAGE XILINX FOUNDATION SERIES 3.1I;

ALGORITHMS;

EID: 0037677855     PISSN: 13875485     EISSN: None     Source Type: Journal    
DOI: 10.1023/A:1023252403567     Document Type: Article

References (16)

1. National Bureau of Standards, "Data Encryption Standard," Federal Information Processing Standards Publication, FIPS PUB 46, Jan. 1977.
2. RSA Security, "RSA's 56-bit DES Challenge," http://www.rsasecurity.com/news/pr/970619-1.htm, April 2001.
3. AES Development Effort, http://csrc.nist.gov/encryption/aes, URL: April 2001.
4. J. Daemen and V. Rijmen, "The Rijndael Block Cipher: AES Proposal," First AES Candidate Conference (AESI), Aug. 20-22, 1998.
5. P. Chodowiec, P. Khuon, and K. Gaj, "Fast Implementations of Secret-Key Block Ciphers Using Mixed Inner- and Outer-Pipelining," FPGA 2001, California, 11-13 Feb. 2001.
6. A. Dandalis, V.K. Prasanna, and J.D.P. Rolim, "A Comparative Study of Performance of AES Candidates Using FPGAs," The Third Advanced Encryption Standard (AES3) Candidate Conference, New York, USA, 13-14 April 2000.
7. A.J. Elbirt, W. Yip, B. Chetwynd, and C. Paar, "An FPGA Implementation and Performance Evaluation of the AES Block Cipher Candidate Algorithm Finalists," The Third Advanced Encryption Standard (AES3) Candidate Conference, New York, USA, 13-14 April 2000.
8. B. Gladman, "The AES Algorithm (Rijndael) in C and C++," URL: http://fp.gladman.plus.com/cryptography_technology/rijndael/index.htm, April 2001.
9. Xilinx Virtex™-E 1.8 V Field Programmable Gate Arrays, URL: http://www.xilinx.com, Nov. 2000.
10. Xilinx Virtex™-E Extended Memory 1.8 V Field Programmable Gate Arrays, URL: http://www.xilinx.com, Nov. 2000.
11. M. McLoone and J.V. McCanny, "Apparatus for Selectably Encrypting and Decrypting Data," UK Patent Application No. 0107592.8, Filed 27, March 2001.
12. J. Nechvatal, E. Barker, L. Bassham, W. Burr, M. Dworkin, J. Foti, and E. Roback, "Report on the Development of the Advanced Encryption Standard (AES)," Journal of Research of the NIST, vol. 106, no. 2, URL: http://www.nist.gov/jres, May-June 2001.
13. M. McLoone and J. V. McCanny, "High Performance Single-Chip FPGA Rijndael Algorithm Implementations," 3rd International CHES Workshop 2001, May 2001.
14. J.C.A Van Der Lubbe, Basic Methods of Cryptography, Cambridge University Press, 1998.
15. A. Menezes, P. Oorschot, and S. Vanstone, Handbook of Applied Cryptography, CRC Press, 1997.
16. M. McLoone and J. McCanny, "Single-Chip FPGA Implementation of the Advanced Encryption Algorithm," Field-Programmable Logic and Applications-FPL 2001, Aug. 2001, pp. 152-161.