Design patterns for reconfigurable computing

Proceedings - 12th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, FCCM 2004

Volumn , Issue , 2004, Pages 13-23

  DeHon, André ^a   Adams, Joshua ^a   DeLorimier, Michael ^a   Kapre, Nachiket ^a   Matsuda, Yuki ^a   Naeimi, Helia ^a   Vanier, Michael ^a   Wrighton, Michael ^a  

^a CALIFORNIA INSTITUTE OF TECHNOLOGY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

DESIGN PATTERNS; RECONFIGURABLE SYSTEMS; SHARED MEMORY; STREAMING DATA;

BANDWIDTH; COMPUTATIONAL COMPLEXITY; COMPUTER AIDED SOFTWARE ENGINEERING; DATA STRUCTURES; OBJECT ORIENTED PROGRAMMING; PATTERN RECOGNITION; PROBLEM SOLVING; SOFTWARE ENGINEERING; SYNCHRONIZATION;

FIELD PROGRAMMABLE GATE ARRAYS;

EID: 18644376855     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (113)

1. E. Gamma, R. Helm, R. Johnson, and J. Vlissides, "Design Patterns: Abstraction and Reuse of Object-Oriented Design," in Proceedings of the European Conference on Object-Oriented Programming (ECOOP), July 1993, pp. 406-431.
2. C. Alexander, The Timeless Way of Building. Oxford University Press, 1979.
3. E. Gamma, R. Helm, R. Johnson, and J. Vlissides, Design Patterns. Addison Wesley, 1995.
4. R. W. Floyd, "The Paradigms of Progamming," Communications of the ACM, vol. 22, no. 8, pp. 455-460, 1979.
5. J. Villasenor, C. Jones, and B. Schoner, "Video Communications using Rapidly Reconfigurable Hardware," IEEE Transactions on Circuits and Systems for Video Technology, vol. 5, pp. 565-567, December 1995.
6. J. Villasenor, B. Schoner, K.-N. Chia, and C. Zapata, "Configurable Computer Solutions for Automatic Target Recognition," in FCCM. IEEE, April 1996, pp. 70-79.
7. J. G. Eldredge and B. L. Hutchings, "Density Enhancement of a Neural Network Using FPGAs and Run-Time Reconfiguration," in FCCM, April 1994, pp. 180-188.
8. E. Caspi, M. Chu, R. Huang, N. Weaver, J. Yeh, J. Wawrzynek, and A. DeHon, "Stream Computations Organized for Reconfigurable Execution (SCORE): Introduction and Tutorial," 〈http://www.cs. berkeley.edu/projects/ brass/documents/score_tutorial.html〉, short version appears in FPL'2000 (LNCS 1896), 2000.
9. Y. Markovskiy, E. Caspi, R. Huang, J. Yeh, M. Chu, J. Wawrzynek, and A. DeHon, "Analysis of QuasiStatic Scheduling Techniques in a Virtualized Reconfigurable Machine," in FPGA, February 2002, pp. 196-205.
10. S. Perissakis, Y. Joo, J. Ahn, A. DeHon, and J. Wawrzynek, "Embedded DRAM for a Reconfigurable Array," in Proceedings of the 1999 Symposium on VLSI Circuits, June 1999.
11. J. D. Hadley and B. Hutchings, "Design Methodologies for Partially Reconfigured Systems," in FCCM, April 1995, pp. 78-84.
12. Z. Li and S. Hauck, "Configuration Compression for Virtex FPGAs," in FCCM, 2001.
13. K. D. Chapman, "Fast Integer Multipliers fit in FPGAs," EDN, vol. 39, no. 10, p. 80, May 12 1993.
14. The Programmable Logic Data Book, Xilinx, Inc., 2100 Logic Drive, San Jose, CA 95124, 1993.
15. Xilinx Virtex 2.5V Field Programmable Gate Arrays, Xilinx, Inc., 2100 Logic Drive, San Jose, CA 95124, April 2001, dS003 〈http://direct.xilinx. com/bvdocs/publications/ds003.pdf〉.
16. E. Lemoine and D. Merceron, "Run Time Reconfiguration of FPGA for Scanning Genomic Databases," in FCCM, April 1995, pp. 90-98.
17. Designing Flexible, Fast CAMs with Virtex Family FPGAs, Xilinx, Inc., 2100 Logic Drive, San Jose, CA 95124, September 1999, xAPP 203 〈http://www.xilinx.com/bvdocs/appnotes/xapp203.pdf〉.
18. XC6200 FPGA Advanced Product Specification, Version 1.0 ed., Xilinx, Inc., 2100 Logic Drive, San Jose, CA 95124, June 1996.
19. Xilinx Virtex-II Platform FPGAs Data Sheet, Xilinx, Inc., 2100 Logic Drive, San Jose, CA 95124, October 2003, dS031 〈http://direct.xilinx.com/ bvdocs/publications/ds031.pdf〉.
20. T. Callahan, J. Hauser, and J. Wawrzynek, "The Carp Architecture and C Compiler," IEEE Computer, vol. 33, no. 4, pp. 62-69, April 2000.
21. C. Iseli and E. Sanchez, "Spyder: A Reconfigurante VLIW Processor using FPGAs," in FCCM, April 1993, pp. 17-24.
22. A. DeHon, "DPGA Utilization and Application," in FPGA, February 1996, pp. 115-121.
23. S. Cadambi, J. Weener, S. Goldstein, H. Schmit, and D. Thomas, "Managing pipeline-reconfigurable FPGAs," in FPGA, 1998, pp. 55-64.
24. T. Kobori, T. Maruyama, and T. Hoshino, "A Cellular Automata System with FPGA," in FCCM, 2001.
25. M. Denneau, "The Yorktown Simulation Engine," in 19th Design Automation Conference. IEEE, 1982, pp. 55-59.
26. J. Cong and Y. Ding, "On Area/Depth Trade-Off in LUT-Based FPGA Technology Mapping," IEEE Transactions on VLSI Design, vol. 2, no. 2, pp. 137-148, June 1994.
27. D. Gajski, N. Dutt, A. Wu, and S. Lin, High-level Synthesis: Introduction to Chip and System Design. Kluwer Academic Publishers, 1992.
28. P. Denyser and D. Renshaw, VLSI Signal Processing: A Bit-Serial Approach. Addison-Wesley Publishing Company, 1985, pp. 1-28.
29. T. Isshiki and W. W.-M. Dai, "High-Level Bit-Serial Datapath Synthesis for Multi-FPGA Systems," in FPGA. ACM, February 1995, pp. 167-173.
30. A. F. Tenca and M. D. Ercegovac, "A Variable Long-Precision Arithmetic Unit Designed for Reconifgurable Coprocessor Architectures," in FCCM, 1998, pp. 216-225.
31. R. Rinker, M. Carter, A. Patel, M. Chawathe, C. Ross, J. Hammes, W. A. Najjar, and W. Böhm, "An Automated Process for Compiling Dataflow Graphs into Reconfigurable Hardware," IEEE Transactions on VLSI Systems, vol. 9, no. 1, pp. 130-139, 2001.
32. E. A. Lee and D. G. Messerschmitt, "Synchronous Data Flow," Proceedings of the IEEE, vol. 75, no. 9, pp. 1235-1245, September 1987.
33. W. D. Hillis and G. L. Steele, "Data Parallel Algorithms," Communications of the ACM, vol. 29, no. 12, pp. 1170-1183, December 1986.
34. M. Gokhale and R. Minnich, "FPGA Computing in a Data Parallel C," in FCCM, April 1993, pp. 94-101.
35. S. Guccione and M. Gonzalez, "A Data-Parallel Programming Model for Reconfigurable Architectures," in FCCM, April 1993, pp. 79-87.
36. J. Hennessy and D. Patterson, Computer Architecture a Quantitative Approach, 2nd ed. Morgan Kaufmann Publishers, Inc., 1996.
37. C. A. R. Hoare, Communicating Sequential Processes, ser. International Series in Computer Science. Prentice-Hall, 1985.
38. R. H. Halstead, Jr., "Multilisp: A Language for Concurrent Symbolic Computation," ACM Transaction on Programming Languages and Systems, vol. 7, no. 4, pp. 501-538, 1985.
39. D. Buell, J. Arnold, and W. Kleinfelder, Splash 2: FPGAs in a Custom Computing Machine. 10662 Los Vasqueros Circle, PO Box 3014, Los Alamitos, CA 90720-1264: IEEE Computer Society Press, 1996.
40. J. A. Jacob and P. Chow, "Memory Interfacing and Instruction Specification for Reconfigurable Processors," in FPGA, February 1999, pp. 145-154.
41. M. Weinhardt and W. Luk, "Pipeline Vectorization for Reconfigurable Systems," in FCCM, 1999, pp. 52-62.
42. F. T. Leighton, Introduction to Parallel Algorithms and Architectures: Arrays, Trees, Hypercubes. Morgan Kaufmann Publishers, Inc., 1992.
43. P. Zhong, M. Martonosi, P. Ashar, and S. Malik, "Accelerating Boolean Satisfiability with Configurable Hardware," in FCCM, April 1998, pp. 186-195.
44. J. Babb, M. Frank, and A. Agarwal, "Solving Graph Problems with Dynamic Computational Structures," in Proceedings of SPIE: High-Speed Computing, Digital Signal Processing, and Filtering Using reconfigurable Logic, vol. 2914, November 1996, pp. 225-236.
45. M. Abramovici and P. Menon, "Fault Simulation on Reconfigurable Hardware," in FCCM, April 1997, pp. 182-190.
46. M. Shand, "Flexible Image Acquisition using Reconfigurable Hardware," in FCCM, 1995, pp. 125-134.
47. C. Rupp, M. Landguth, T. Garverick, E. Gomersall, H. Holt, J. Arnold, and M. Gokhale, "The NAPA Adaptive Processing Architecture," in FCCM, April 1998, pp. 28-37.
48. J. R. Hauser and J. Wawrzynek, "Garp: A MIPS Processor with a Reconfigurable Coprocessor," in FCCM. IEEE, April 1997, pp. 12-21.
49. P. Athanas and H. F. Silverman, "Processor Reconfiguration Through Instruction-Set Metamorphosis," IEEE Computer, vol. 26, no. 3, pp. 11-18, March 1993.
50. R. Razdan and M. D. Smith, "A High-Performance Microarchitecture with Hardware-Programmable Functional Units," in Proceedings of the 27th Annual International Symposium on Microarchitecture. IEEE Computer Society, November 1994, pp. 172-180.
51. M. J. Wirthlin and B. L. Hutchings, "A Dynamic Instruction Set Computer," in FCCM, April 1995.
52. W. Luk, N. Shirazi, and P. Y. K. Cheung, "Compilation Tools for Run-Time Reconfigurable Designs," in FCCM, April 1997, pp. 56-65.
53. S. Hauck, T. Fry, M. Hosler, and J. Kao, "The Chimaera Reconfigurable Functional Unit," in FCCM, April 1997, pp. 87-96.
54. T. M. Austin, "DIVA: A Reliable Substrate for Deep Submicron Microarchitecture Design," in MICRO, 1999, pp. 196-207.
55. E. Boemo, S. López-Buedo, and J. M. Meneses, "The Wave Pipeline Effect on LUT-based FPGA Architectures," in FPGA, February 1996, pp. 45-50.
56. C. Leiserson, F. Rose, and J. Saxe, "Optimizing Synchronous Circuitry by Retiming," in Third Caltech Conference On VLSI, March 1983.
57. W. Tsu, K. Macy, A. Joshi, R. Huang, N. Walker, T. Tung, O. Rowhani, V. George, J. Wawrzynek, and A. DeHon, "HSRA: High-Speed, Hierarchical Synchronous Reconfigurable Array," in FPGA, February 1999, pp. 125-134.
58. D. P. Singh and S. D. Brown, "The Case for Registered Routing Switches in Field-Programmable Gate Arrays," in FPGA, February 2001, pp. 161-169.
59. N. Weaver, Y. Markovskiy, Y. Patel, and J. Wawrzynek, "Post-Placement C-slow Retiming for the Xilinx Virtex FPGA," in FPGA, 2003, pp. 185-194.
60. V. H. Allan, R. B. Jones, R. M. Lee, and S. J. Allan, "Software Pipelining," ACM Computing Surveys, vol. 27, no. 3, pp. 367-432, September 1995.
61. T. J. Callahan and J. Wawrzynek, "Adapting Software Pipelining for Reconfigurable Computing," in Proceedings of the International Conference on Compilers, Architecture, and Synthesis for Embedded Systems, 2000.
62. G. Snider, "Performance-Constrained Pipelining of Software Loops onto Reconfigurable Hardware," in FPGA, 2003, pp. 177-186.
63. A. DeHon, "The Density Advantage of Configurable Computing," IEEE Computer, vol. 33, no. 4, pp. 41-49, April 2000.
64. M. Gokhale and E. Gomersall, "High Level Compilation for Fine Grained FPGAs," in FCCM, April 1997, pp. 165-173.
65. M. Chu, N. Weaver, K. Sulimma, A. DeHon, and J. Wawrzynek, "Object Oriented Circuit-Generators in Java," in FCCM, April 1998, pp. 158-166.
66. S. Singh, J. Hogg, and D. McAuley, "Expressing Dynamic Reconfiguration by Partial Evaluation," in FCCM, April 1996, pp. 188-194.
67. Q. Wang and D. M. Lewis, "Automated Field-Programmable Compute Accelerator Design Using Partial Evaluation," in FCCM, April 1997, pp. 145-154.
68. P. N. Pontus Äström, Stefan Johansson, "Design Patterns for Hardware Datapath Library Design," in Proceedings of the Swedish System on a Chip Conference, 2001.
69. G. Brebner, "The Swapable Logic Unit: a Paradigm for Virtual Hardware," in FCCM, April 1997, pp. 77-86.
70. D. Lim and M. Peattie, Two Flows for Partial Reconfiguration: Module Based or Small Bit Manipulations, Xilinx, Inc., 2100 Logic Drive, San Jose, CA 95124, May 2002, xAPP 290 〈http://www.xilinx.com/bvdocs/appnotes/xapp290. pdf〉.
71. V. M. Bove, Jr. and J. A. Watlington, "Cheops: A Reconfigurable Data-Flow System for Video Processing," IEEE Transactions on Circuits and Systems for Video Technology, vol. 5, no. 2, pp. 140-149, April 1995.
72. C. L. Seitz, "The Cosmic Cube," CACM, pp. 22-33, January 1985.
73. T. v. Eicken et al., "Active Messages: a Mechanism for Integrated Communication and Computation," in Proceedings of the 19th Annual Symposium on Computer Architecture, Queensland, Australia, May 1992.
74. M. Snir and W. Gropp, MPI: The Complete Reference, 2nd ed. MIT Press, 1998.
75. M. Jones, L. Scharf, J. Scott, C. Twaddle, M. Yaconis, K. Yao, P. Athanas, and B. Schott, "Implementing an API for Distributed Adaptive Computing Systems," in FCCM, 2001.
76. B. J. Nelson, "Remote Procedure Call," Xerox Palo Alto Research Center, CSL 81-9, 1981.
77. M. Budiu, M. Mishra, A. Bharambe, and S. C. Goldstein, "Peer-to-Peer Hardware-Software Interfaces for Reconfigurable Fabrics," in FCCM, 2002.
78. D. E. Culler and J. P. Singh, Parallel Computer Architecture: A Hardware/Software Approach. Morgan Kaughmann, 1999.
79. C. Seitz, Introduction to VLSI Systems. Addison-Wesley, 1980, ch. 7: System Timing.
80. M. Budiu and S. C. Goldstein, "Compiling Application-Specific Hardware," in FPL, 2002, pp. 853-863.
81. B. Smith, "Architecture and Applications of the HEP Multiprocessor Computer System," in Proceedings fo the Symposium on Real-Time Signal Processing, 1981, pp. 241-248.
82. Arvind, R. S. Nikhil, and K. K. Pingali, "I-Structures: Data Structures for Parallel Computing," in Proceedings of the Workshop on Graph Reduction (Springer-Verlag Lecture Notes in Computer Science 279), Sept. 1986.
83. E. J. Postel, "Transmission Control Protocol - DARPA Internet Program Protocol Specification," USC/ISI, Information Sciences Institute, University of Southern California, 4676 Admiralty Way, Marina del Rey, California, 90291, RFC 793, September 1981.
84. J. von Neumann, Theory of Self-Reproducing Automata. University of Illinois Press, 1966, compiled by Arthur W. Burks.
85. M. Gardner, "The Fantastic Combinations of John Conway's New Solitaire Game "life"," Scientific American, vol. 223, pp. 120-123, October 1970.
86. G. Milne, P. Cockshott, G. McCaskill, and P. Barrie, "Realising Massively Concurrent Systems on the SPACE Machine," in FCCM, April 1993, pp. 26-32.
87. H. T. Rung, "Why Systolic Architectures?" IEEE Computer, vol. 15, no. 1, pp. 37-46, January 1982.
88. B. V. Herzen, "Signal Processing at 250 MHz using High-Performance FPGA's," in FPGA, February 1997, pp. 62-68.
89. W. J. Dally and C. L. Sietz, The Torus Routing Chip, ser. Distributed Computing. Springer-Verlag, 1986, vol. 1, pp. 187-196.
90. S. Bhatt and F. T. Leighton, "A Framework for Solving VLSI Graph Layout Problems," Journal of Computer System Sciences, vol. 28, pp. 300-343, 1984.
91. R. I. Greenberg and C. E. Leiserson, "A Compact Layout for the Three-Dimensional Tree of Meshes," Applied Math Letters, vol. 1, no. 2, pp. 171-176, 1988.
92. RocketIO X Transceiver User Guide, Xilinx, Inc., 2100 Logic Drive, San Jose, CA 95124, December 2002, uG035 〈http://www.xilinx.com/bvdocs/ userguides/ug035.pdf〉.
93. J. Babb, R. Tessier, and A. Agarwal, "Virtual Wires: Overcoming Pin Limitations in FPGA-based Logic Emulators," in FCCM, April 1993, pp. 142-151.
94. A. DeHon, F. Chong, M. Becker, E. Egozy, H. Minsky, S. Peretz, and T. F. Knight, Jr., "METRO: A Router Architecture for High-Performance, Short-Haul Routing Networks," in ISCA, May 1994, pp. 266-277.
95. W. J. Dally and B. Towles, "Route Packets, Not Wires: On-Chip Interconnection Networks," in Design Automation Conference, 2001, pp. 684-689.
96. V. M. Bove, Jr., M. Lee, C. McEniry, T. Nwodoh, and J. Watlington, "Media Processing with Field-Programmable Gate Arrays on a Microprocessor's Local Bus," in Proceedings of SPIE Media Processors, vol. 3655, 1999.
97. S. A. Guccione, D. Levi, and D. Downs, "A Reconfigurable Content Addressable Memory," in Proceedings of the International Parallel and Distributed Processing Symposium, 2000, pp. 882-889.
98. M. F. Deering, S. A. Schlapp, and M. G. Lavelle, "FBRAM: A new Form of Memory Optimized for 3D Graphics," in Proceedings of SIGGRAPH, 1994, pp. 167-174.
99. D. A. Moon, "Architecture of the Symbolics 3600," in ISCA, 1985, pp. 76-83.
100. P. Diniz and J. Park, "Data Search and Reorganization Using FPGAs: Application to Spatial Pointer-based Data Structures," in FCCM, 2003, pp. 207-217.
101. M. Oskin, F. T. Chong, and T. Sherwood, "Active Pages: a Model of Computation for Intelligent Memory," in ISCA, June 1998.
102. F. Douglis, "The Compression Cache: Using On-line Compression to Extend Physical Memory," in Proceedings of the Winter USENIX Conference, 1993, pp. 519-529.
103. P. R. Wilson, S. F. Kaplan, and Y. Smaragdakis, "The Case for Compressed Caching in Virtual Memory Systems," in Proceedings of the Summer USENIX Conference, 1999, pp. 101-116.
104. C. Leiserson, "Systolic Priority Queues," Carnegie-Mellon University, Pittsbugh, Pennsylvania 15213, CMU-CS-TR 115, April 1979.
105. O. Mencer, Z. Huang, and L. Huelsbergen, "HAGAR: Efficient Multicontext Graph Processors," in FPL, 2002, pp. 915-924.
106. J. Liang, R. Tessier, and O. Mencer, "Floating Point Unit Generation and Evaluation for FPGAs," in FCCM, 2003, pp. 185-194.
107. R. Matoušek, M. Tichý, Z. Pohl, J. Kadlec, C. Softley, and N. Coleman, "Logarithmic Number System and Floating Point Arithmetics on FPGA," in FPL, 2002, pp. 627-636.
108. S. Coric, M. Lesser, E. Miller, and M. Trepanier, "Parallel-Beam Backprojection: An FPGA Implemenation Optimzied for Medical Imaging," in FPGA, 2003, pp. 217-226.
109. A. R. Omondi, Computer Arithmetic Systems: Algorithms, Architecture and Implementations. Prentice-Hall, 1994.
110. Y. Li and W. Chu, "Implementation of Single Precision Floating Point Square Root on FPGAs," in FCCM, 1997, pp. 226-232.
111. L. Mintzer, "FIR Filters with Field-Programmable Gate Arrays," Journal of VLSI Signal Processing, vol. 6, pp. 119-127, 1993.
112. M. van Daalen, P. Jeavons, and J. Shawe-Taylor, "A Stochastic Neural Architecture that Exploits Dynamically Reconfigurable FPGAs," in FCCM, April 1993, pp. 202-211.
113. A. Koch, "Structure Design and Implemenation - A Strategy for Implementing Regular Datapaths on FPGAs," in FPGA, February 1996, pp. 151-157.