Software radio and dynamic reconfiguration on a DSP/FPGA platform

Frequenz

Volumn 58, Issue 5-6, 2004, Pages 152-159

  Delahaye, Jean Philippe ^a   Gogniat, Guy ^b   Roland, Christian ^b   Bomel, Pierre ^b  

^a SUPELEC Campus de Rennes   (France)

^b UNIVERSITÉ DE BRETAGNE SUD   (France)

Author keywords

Baseband; Data processing; HW SW CoDesign; Partial dynamic reconfiguration; Software Defined Radio

Indexed keywords

COMPUTATIONAL METHODS; DATA TRANSFER; DIGITAL SIGNAL PROCESSING; FIELD PROGRAMMABLE GATE ARRAYS; GLOBAL SYSTEM FOR MOBILE COMMUNICATIONS; RADIO COMMUNICATION;

BASEBAND; HW/SW CODESIGN; PARTIAL DYNAMIC RECONFIGURATION; SOFTWARE DEFINED RADIO;

COMPUTER SOFTWARE;

EID: 3142609568     PISSN: 00161136     EISSN: None     Source Type: Journal    
DOI: 10.1515/FREQ.2004.58.5-6.152     Document Type: Article

References (20)

1. Lackey, R. J.; Upmal, D. W.: Speakeasy: The Military Software Radio. IEEE Comms Mag., vol 33 no 5 (May 1995) pp. 56-61.
2. Mitola, J.: The Software Radio Architecture. IEEE Comms Mag, vol. 33, no. 5 (May 1995) pp. 26-38.
3. Polydoros, A.; Rautio, J.; Razzano, G.; Bogucka, H.; Ragazzi, D.; Dallas, P. I.; Mämmelä, A.; Benedix, M.; Lobeira, M.; Agarossi, L.: WIND-FLEX: Developing a Novel Testbed for Exploring Flexible Radio Concepts in an Indoor Environment. IEEE Comms. Mag, vol.41, no 7 (July 2003).
4. Harada, H.; Kamio, Y.; Fujise, M.: Multimode Software Radio System by Parameter Controlled and Telecommunication Component Block Embedded Digital Signal Processing Hardware. IEICE Trans. Commun. vol. E83-B, no. 6 (June 2000) pp. 1217-1228.
5. Palicot, J.; Roland, C.: FFT: a Basic Function for a Reconfigurable Receiver, ICT '03, Papete, Tahiti Feb. 2003.
6. Kountouris, A. A.; Moy, C.: Reconfiguration in software radio systems. 2nd Karlsruhe Workshop on Software Radio, (March 2002) pp. 119-124.
7. Srikanteswara, R.; Chembil, P. R.; Reed, J. H.; Athanas, P.: An Overview of Configurable Computing Machines for Software Radio Handsets. IEEE comms Mag., Vol. 41 No. 7 (July 2003) pp.134-141.
8. Hartenstein, R.: A decade of reconfigurable computing: a visionary retrospective. Procs. DATE 2001, Munich pp. 642-649.
9. Cummings, M.; Haruyama, S.: FPGA in the Software Radio. IEEE Comms. Mag., vol. 37, no. 2 (Feb. 1999) pp. 108-112.
10. Danne, K.,; Bobda, C.; Kalte, H.: Increasing Efficiency by Partial Hardware Reconfiguration. Case Study of a Multi-Controller System, ERSA, Las Vegas, USA, June 2003.
11. Atmel AT40K FPGA Data Sheet, www.atmel.com.
12. Xilinx, Virtex Series Configuration Architecture User Guide, Application Note 151, 2003.
13. Xilinx Virtex-E FPGA Data Sheet DS022, www.xilinx.com, July 2002.
14. Blodget, B.; Roxby, P.; Keller, J. E.; McMillan, S.; Sundarajan, P.: A self-reconfiguring Platform. Procs. FPL, Lisbon, Portugal, 2003, pp. 565-574.
15. Sundance, SMT358 User Manual, version 2.5 and SMT335/SMT375 User Manuel, version 3.2.
16. Compton, K.; Hauck, S.: Configurable Computing, A Survey of System and Software, Northwestern University USA, Technical Report, 1999.
17. Mesquita, D.; Moraes, F.; Palma, J.; Möller, L.; Calazans, N.: Remote and Partial Reconfiguration of FPGAs: tools and trends, IPDPS '03, 10th RAW, Nice, April 22-26, 2003.
18. Lim, D.;, Peattie, M.: Two Flows for Partial Reconfiguration: Module Based or Small Bit Manipulations. Appl. note 290, Xilinx, 2002.
19. Patterson, C. D.: A Dynamic Module Server for Embedded Platform FPGAs. Procs. ERSA, Las Vegas, USA June 2003, pp. 31-40.
20. Horta, E. L.; Lockwood, J. W.; Parlour, D.: Dynamic Hardware Plugins in an FPGA with Partial Runtime Reconfiguration. DAC, 2002, New Orleans.