An overview of configurable computing machines for software radio handsets

IEEE Communications Magazine

Volumn 41, Issue 7, 2003, Pages 134-141

  Srikanteswara, Srikathyayani ^a   Palat, Ramesh Chembil ^a   Reed, Jeffrey H ^a   Athanas, Peter ^a  

^a VIRGINIA POLYTECHNIC INSTITUTE AND STATE UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ANALOG TO DIGITAL CONVERSION; FIELD PROGRAMMABLE GATE ARRAYS; MODULATION; TELEPHONE SETS;

SOFTWARE RADIO HANDSETS;

RADIO COMMUNICATION;

EID: 0042308615     PISSN: 01636804     EISSN: None     Source Type: Journal    
DOI: 10.1109/MCOM.2003.1215650     Document Type: Article

References (15)

1. Software Communications Architecture v. 2.2; http://jtrs.army.mil/pages/sections/technicalinformation/fset_technical_sca.html
2. P. Master, "The Age of Adaptive Computing Is Here, in Field-Programmable Logic and Applications," 12th Int'l. Conf., FPL 2002, Montpellier, France, Sept. 2-4, 2002.
3. J. R. Hauser and J. Wawrzynek, "Garp: a MIPS Processor with a Reconfigurable Coprocessor," Proc. 5th Annual IEEE Symp. FPGAs for Custom Comp. Machines, Apr. 16-18, 1997, pp. 12-21.
4. J. Brakensiek et al., "Software Radio Approach for Reconfigurable Multi-standard Radios," 13th IEEE Int'l. Symp. Pers., Indoor and Mobile Radio Commun., vol. 1, 2002, pp. 110-14.
5. P. M. Heysters et al., "A Reconfigurable Function Array Architecture for 3G and 4G Wireless Terminals," Proc. 2002 World Wireless Cong., San Francisco, CA, May 2002, pp. 399-404.
6. M. B. Taylor et al., "The Raw Microprocessor: A Computational Fabric for Software Circuits and General-Purpose Programs," IEEE Micro, vol. 22, no. 2, Mar./Apr. 2002, pp. 25-35.
7. S. Srikanteswara et al., "Soft Radio Implementations for 3G and Future High Data Rate Systems," GLOBECOM, Nov. 2001.
8. C. Maxfield, "Silver bullet for ACMs," EEdesign, Oct. 14, 2002, http://www.qstech.com/pdf/silver_bullet_for_ACMs.pdf
9. Configurable Processors: An Emerging Solution For Embedded System Design: A White Paper, Version 1.0 (c) Triscend Corporation 1998.
10. P. Master, "Adaptive Computing Architecture," SDR Forum Wksp. Reconfig. Logic, San Jose, CA, Jan. 20, 2003.
11. C. Maxfield, "Reconfiguring Chip Design," EEdesign, Sept. 27, 2002, http://www.eedesign.com/columns/max_bytes/OEG20020927S0066
12. C. Fisher et al., "An Emulator for Exploring RaPiD Configurable Computing Architectures," Proc. FPL 2001, Belfast, N. Ireland, Aug. 2001, pp. 17-26.
13. H. Schmit et al., "PipeRench:. A Virtualized Programmable Datapath in 0.18 Micron Technology," 2002 IEEE CICC.
14. P. Graham and B. Nelson "Reconfigurable Processors for High-Performance, Embedded Digital Signal Processing," Proc 9th Int'l. Wksp. FPL '99, Aug. 1999.
15. http://focus.ti.com/graphics/omap/omap_020603.pdf