Reconfigurable computing for digital signal processing: A survey

Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology

Volumn 28, Issue 1-2, 2001, Pages 7-27

  Tessier, R ^a   Burleson, W ^a  

^a University of Massachusetts   (United States)

Author keywords

FPGA; Reconfigurable computing; Signal processing; Survey

Indexed keywords

APPLICATION SPECIFIC INTEGRATED CIRCUITS; COMPUTATION THEORY; FIELD PROGRAMMABLE GATE ARRAYS; SYSTEMS ENGINEERING; VLSI CIRCUITS;

PROGRAMMABLE DIGITAL SIGNAL PROCESSORS (PDSPS);

DIGITAL SIGNAL PROCESSING;

EID: 0035341885     PISSN: 13875485     EISSN: None     Source Type: Journal    
DOI: 10.1023/A:1008155020711     Document Type: Article

References (113)

1. Power-conscious CAD tools and methodologies: A perspective
2. VLSI design and implementation fuels the signal-processing revolution
3. Programmable DSP architectures, Part I
4. Programmable DSP architectures, Part II
5. The evolution of DSP processors: From early architecture to the latest developments
6. Software environment for a multiprocessor DSP
7. A programming environment for the design of complex high speed ASICs
8. A 500 Mb/s disk drive read channel in .25 um CMOS incorporating programmable noise predictive viterbi detection and trellis coding
9. The dynamic digital disk
10. The new millennium: Wireless technologies for a truly mobile society
11. Digital signal processing: The new semiconductor industry technology driver
12. Seeking solutions in configurable computing
13. Configurable computing
14. The role of FPGAs in reprogrammable systems
15. The flexibility of configurable computing
16. Splash II
17. Programmable active memories: Reconfigurable systems come of age
18. Building and using a highly parallel programmable logic array
19. FPGA computing in a data parallel C
20. Flexible image acquisition using reconfigurable hardware
21. WASMII: A data driven computer on a virtual hardware
22. DPGA-coupled microprocessors: Commodity ICs for the 21st century
23. Development of a run-time reconfiguration system with low reconfiguration overhead
24. Automating production of run-time reconfigurable designs
25. The implementation of hardware subroutines on field programmable gate arrays
26. A dynamic instruction set computer
27. Teramac - Configurable custom computing
28. Exploring architectures for volume visualization on the teramac computer
29. An efficient logic emulation system
30. Logic emulation with virtual wires
31. Behavioral synthesis for FPGA-based computing
32. An overview of the COBRA-ABS high level synthesis system
33. Parallelizing applications to silicon
34. Robust adaptive coded modulation for time-varying channels with delayed feedback
35. Bit-serial pipeline synthesis for multi-FPGA systems with C++ design capture
36. Reconfiguration for power savings in real-time motion estimation
37. A guide to using field programmable gate arrays for application-specific digital signal processing performance
38. FPGA implementation of FIR filters using pipelined bit-serial canonical signed digit multipliers
39. An efficient bit-serial FIR filter architecture
40. Efficient FIR filter architectures suitable for FPGA implementation
41. FPGA based systolic array architectures for computing the discrete fourier transform
42. FPGA implementation of high performance FIR filters
43. Signal processing at 250 MHz using high performance FPGAs
44. Field programmable gate arrays and floating point arithmetic
45. Quantitative analysis of floating point arithmetic on FPGA-based custom computing machines
46. Implementation of IEEE single precision floating point addition and multiplication on FPGAs
47. A re-evaluation of the practicality of floating-point operations on FPGAs
48. Real-time image processing on a custom computing platform
49. Finding lines and building pyramids with splash 2
50. Convolution on splash 2
51. Hardware/software integration in solar polarimetry
52. Applying an XC6200 to real-time image processing
53. Field programmable gate array based reconfigurable preprocessor
54. Accelerating adobe photoshop with reconfigurable logic
55. A run-time reconfigurable engine for image interpolation
56. Increased FPGA capacity enables scalable, flexible CCMs: An example from image processing
57. Real-time stereo vision on the PARTS reconfigurable computer
58. Constructing hardware-software systems from a single description
59. Video communications using rapidly reconfigurable hardware
60. Generating audio effects using dynamic FPGA reconfiguration
61. A model and methodology for hardware-software codesign
62. Automated target recognition on splash II
63. Configurable computing solutions for automated target recognition
64. RACER: A reconfigurable constraint-length 14 viterbi decoder
65. Use of reconfigurability in variable-length code detection at video rates
66. An architecture for a DSP field-programmable gate array
67. High level performance estimation for a primitive operator filter FPGA
68. New FPGA architecture for bit-serial pipeline datapath
69. A reconfigurable multiprocessor IC for rapid prototyping of algorithmic-specific high speed DSP data paths
70. MATRIX: A reconfigurable computing architecture with configurable instruction distribution and deployable resources
71. A quantitative analysis of reconfigurable coprocessors for multimedia applications
72. A reconfigurable arithmetic array for multimedia applications
73. Wormhole run-time reconfiguration
74. PipeRench: A coprocessor for streaming multimedia acceleration
75. Mapping applications to the RaPiD configurable architecture
76. High level synthesis and generating FPGAs with the BEDROC system
77. A software development system for FPGA-based data acquisition systems
78. Modelling and optimising run-time reconfigurable systems
79. A dynamic reconfiguration run-time system
80. Using rapid prototyping to teach the design of complete computing solutions
81. Getting to the bottom of deep submicron
82. Architectural approaches for multimedia processors
83. An FPGA-based data acquisition system for a 95 GHz W-band radar
84. A IV heterogeneous reconfigurable processor IC for baseband wireless applications
85. Design methodology of a low-energy reconfigurable single-chip DSP system
86. Compiler architectures for heterogeneous processing
87. VLIW architectures for media processing
88. Ptolemy: A framework for simulating and prototyping heterogeneous systems
89. Incremental compilation for logic emulation
90. CATHEDRAL-II-A computer-aided synthesis system for digital signal processing VLSI systems
91. Energy dissipation in general purpose processors
92. Tolerating operational faults in cluster-based FPGAs
93. Dynamic algorithm transforms for low-power adaptive equalizers
94. Dynamic algorithm transforms (DAT): A systematic approach to low-power reconfigurable signal processing
95. A low-power reconfigurable adaptive equalizer architecture
96. Configuration cloning: Exploiting regularity in dynamic DSP architectures
97. Configuration compression for the Xilinx XC6200 FPGA