High-performance automatic target recognition through data-specific VLSI

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Volumn 6, Issue 3, 1998, Pages 364-371

  Chia, Kang Ngee ^b   Kim, Hea Joung ^c   Lansing, Shane ^d   Mangione Smith, William H ^a,c   Villasenor, John ^a,c  

^a IEEE

^b National Computer Board   (Singapore)

^c UNIVERSITY OF CALIFORNIA   (United States)

^d BROADCOM CORPORATION   (United States)

Author keywords

Adaptive computing; Configurable; High performance; Image processing; Reconfigurable computing

Indexed keywords

APPLICATION SPECIFIC INTEGRATED CIRCUITS; COMPUTER AIDED DESIGN; COMPUTER AIDED SOFTWARE ENGINEERING; DATA ACQUISITION; FIELD PROGRAMMABLE GATE ARRAYS; IMAGE ANALYSIS; RADAR IMAGING; RADAR TARGET RECOGNITION; REAL TIME SYSTEMS; SYNTHETIC APERTURE RADAR;

AUTOMATIC TARGET RECOGNITION (ATR) SYSTEMS; RECONFIGURABLE COMPUTING;

VLSI CIRCUITS;

EID: 0032162947     PISSN: 10638210     EISSN: None     Source Type: Journal    
DOI: 10.1109/92.711308     Document Type: Article

References (23)

1. P. M. Athanas and H. F. Silverman, "Processor reconfiguration through instruction-set metamorphosis," IEEE Computer, vol. 26, pp. 11-18, 1993.
2. J. G. Eldredge and B. L. Hutchings, "Run-time reconfiguration: A method for enhancing the functional density of SRAM-based FPGAs," J. VLSI Signal Processing, vol. 12, pp. 67-86, 1996.
3. J. Villasenor and W. H. Mangione-Smith, "Configurable computing," in Scientific American, vol. 276, pp. 66-71, 1997.
4. E. Mirsky and A. DeHon, "MATRIX: A reconfigurable computing architecture with configurable instruction distribution and deployable resources," in Proc. Field-Programmable Custom Computing Machines, Napa, CA, 1996.
5. R. Razdan and M. D. Smith, "A High-performance microarchitecture with hardware-programmable functional units," in Proc. Micro 27, 1994.
6. G. Estrin, "Organization of computer systems - The fixed plus variable structure computer," in Proc. of Western Joint Computer Conference, 1960.
7. M. Shand and J. Vuillemin, "Fast implementations of RSA cryptography," in Proc. Symp. Comput. Arithmetic, 1993.
8. K. W. Tse, T. I. Yuk, and S. S. Chan, "Implementation of the data encryption standard algorithm with FPGAs," in Proc. Field-Programmable Logic Applications, Oxford, England, 1993.
9. J. Leonard and W. H. Mangione-Smith, "A case study of partially evaluated hardware circuits: Key-specific DES," in Proc. Field-Programmable Logic Applications, London, England, 1997.
10. P. M. Athanas and A. L. Abbott, "Real-time image processing on a custom computing platform," in IEEE Comput., vol. 28, pp. 16-24, 1995.
11. P. Athanas and A. Abbott, "Image processing on a custom computing platform," in Proc. Field-Programmable Logic Applications, Prague, Czech Republic, 1994.
12. J. G. Eldredge and B. L. Hutchings, "Density enhancement of a neural network using FPGAs and run-time reconfiguration," in Proc. Field-Programmable Custom Computing Machines, Napa, CA, 1994.
13. J. G. Eldredge and B. L. Hutchings, "RRANN: The run-time reconfiguration artificial neural network," in Proc. Custom Integrated Circuits Conf., San Diego, CA, 1994.
14. B. Schoner, C. Jones, and J. Villasenor, "Issues in wireless coding using run-time-reconfigurable FPGAs," in Proc. Field-Programmable Custom Computing Machines, Napa, CA, 1995.
15. C. Chou, S. Mohanakrishnan, and J. B. Evans, "FPGA implementation of digital filters," in Proc. Signal Processing Applications Technol., Santa Clara, CA, 1993.
16. G. Estrin, B. Bussell, R. Turn, and J. Bibb, "Parallel processing in a restructurable computer system," IEEE Trans. Electron. Comput., pp. 747-755, 1963.
17. G. Estrin and R. Turn, "Automatic assignment of computations in a variable structure computer system," IEEE Trans. Electron. Comput., pp. 755-773, 1963.
18. M. J. Wirthlin and B. L. Hutchings, "Improving functional density through run-time constant propagation," in Proc. Field Programmable Gate Arrays, Monterey, CA, 1997.
19. P. Lee and M. Leone, "Optimizing ML with run-time code generation," in Proc. Programming Language Design and Implementation, 1996.
20. D. R. Engler and T. A. Proebsting, "DCG: An efficient, retargetable dynamic code generation system," in Proc. Architectural Support for Programming Languages and Operating Systems, 1994.
21. H. Massalin, "Synthesis: An efficient implementation of fundamental operating system services," Ph.D. dissertation, Dep. Computer Sci., Columbia Univ., New York, 1992.
22. W. H. Mangione-Smith and B. Hutchings, "Configurable computing: The road ahead," in Proc. Reconfigurable Architectures Workshop, Geneva, Switzerland, 1997.
23. P. Bertin and H. Touati, "PAM programming environments: Practice and experience," in Proc. Field-Programmable Custom Computing Machines, Napa, CA, 1994.