Neuromorphic computing using non-volatile memory

Advances in Physics: X

Volumn 2, Issue 1, 2017, Pages 89-124

  Burr, Geoffrey W ^a   Shelby, Robert M ^a   Sebastian, Abu ^b   Kim, Sangbum ^c   Kim, Seyoung ^c   Sidler, Severin ^d   Virwani, Kumar ^a   Ishii, Masatoshi ^e   Narayanan, Pritish ^a   Fumarola, Alessandro ^a   Sanches, Lucas L ^a   Boybat, Irem ^b   Le Gallo, Manuel ^b   Moon, Kibong ^f   Woo, Jiyoo ^f   Hwang, Hyunsang ^f   Leblebici, Yusuf ^d  

^a IBM ALMADEN RESEARCH CENTER   (United States)

^b IBM RESEARCH ZURICH   (Switzerland)

^c IBM T J WATSON RESEARCH CENTER   (United States)

^d EPFL   (Switzerland)

^e IBM RESEARCH TOKYO   (Japan)

^f Pohang University of Science and Technology (POSTECH)   (South Korea)

Author keywords

Neuromorphic computing; Non volatile memory; NVM based neurons; NVM based synapses; Spike timing dependent plasticity; Spiking neural networks; Vector matrix multiplication

Indexed keywords

EID: 85063661576     PISSN: None     EISSN: 23746149     Source Type: Journal    
DOI: 10.1080/23746149.2016.1259585     Document Type: Review

References (209)

1. Y.V. Pershin and M. Di Ventra, Neural Networks 23 (2010) p.881.
2. M. Di Ventra and Y.V. Pershin, Nat. Phys. 9 (2013) p.200.
3. G. Indiveri, B. Linares-Barranco, R. Legenstein, G. Deligeorgis and T. Prodromakis, Nanotechnology 24 (2013) p.384010.
4. D. Kuzum, S. Yu and H.S.P. Wong, Nanotechnology 24 (2013) p.382001.
5. T. Serrano-Gotarredona, T. Masquelier, T. Prodromakis, G. Indiveri and B. Linares-Barranco, Front. Neurosci. 7 (2013) p.2.
6. A. Thomas, J. Phys. D: Appl. Phys. 46 (2013) p.093001.
7. D. Querlioz, O. Bichler, A.F. Vincent and C. Gamrat, Proc. IEEE 103 (2015) p.1398.
8. S. Saïghi, C.G. Mayr, T. Serrano-Gotarredona, H. Schmidt, G. Lecerf, J. Tomas, J. Grollier, S. Boyn, A.F. Vincent, D. Querlioz, S. La Barbera, F. Alibart, D. Vuillaume, O. Bichler, C. Gamrat and B. Linares-Barranco, Front. Neurosci. 9 (2015) p.51.
9. B. Rajendran and F. Alibart, IEEE J. Emerg. Sel. Top. Circuits Syst. 6 (2016) p.198.
10. W. Senn and S. Fusi, Phys. Rev. E 71 (2005) p.061907.
11. K.K. Likharev, J. Nanoelectron. Optoelectron. 3 (2008) p.203.
12. M.S. Zaveri and D. Hammerstrom, Neural Networks 24 (2011) p.291.
13. S.B. Eryilmaz, D. Kuzum, S. Yu and H.S.P. Wong, Device and system level design considerations for analog-non-volatile-memory based neuromorphic architectures, in IEDM Technical Digest, Dec., IEEE, 2015, p.4.1.1.
14. D. Strukov, F. Merrikh, M. Prezioso, X. Guo, B. Hoskins and K. Likharev, Memory technologies for neural networks, in IEEE International Memory Workshop (IMW), May, IEEE, 2015, p.1.
15. K. Likharev, A. Mayr, I. Muckra and O. Türel, Ann. New York Acad. Sci. 1006 (2003) p.146.
16. G.W. Burr, R.S. Shenoy, K. Virwani, P. Narayanan, A. Padilla, B. Kurdi and H. Hwang, J. Vac. Sci. Technol. B 32 (2014) p.040802.
17. P. Narayanan, G.W. Burr, R.S. Shenoy, S. Stephens, K. Virwani, A. Padilla, B.N. Kurdi and K. Gopalakrishnan, IEEE J. Electron Devices Soc. 3 (2015) p.423.
18. O. Bichler, M. Suri, D. Querlioz, D. Vuillaume, B. DeSalvo and C. Gamrat, IEEE Trans. Electron Devices 59 (2012) p.2206.
19. G.W. Burr, R.M. Shelby, C. di Nolfo, R. Shenoy, P. Narayanan, K. Virwani, E. Giacometti, B. Kurdi and H. Hwang, Experimental demonstration and tolerancing of a large-scale neural network (1,65,000 synapses), using phase-change memory as the synaptic weight element, in IEDM Technical Digest, IEEE, 2014, p.29.5.
20. G.S. Snider, Nanotechnology 18 (2007) p.365202.
21. B. Rajendran, Y. Liu, J.S. Seo, K. Gopalakrishnan, L. Chang, D.J. Friedman and M.B. Ritter, IEEE Trans. Electron Devices 60 (2013) p.246.
22. L. Deng, D. Wang, Z. Zhang, P. Tang, G. Li and J. Pei, Phys. Lett. A 380 (2015) p.903.
23. S. Yu, P.Y. Chen, Y. Cao, L. Xia, Y. Wang and H. Wu, Scaling-up resistive synaptic arrays for neuro-inspired architecture: challenges and prospect (invited), in IEDM Technical Digest, IEEE, 2015, p 17.3.
24. H. Markram, J. Lübke, M. Frotscher and B. Sakmann, Science 275 (1997) p.213.
25. H. Markram, W. Gerstner and P.J. Sjöström, Front. Synaptic Neurosci. 3 (2011) p.00004.
26. G.Q. Bi and M.M. Poo, J. Neurosci. 18 (1998) p.10464.
27. A. Morrison, M. Diesmann and W. Gerstner, Biol. Cybern. 98 (2008) p.459.
28. D.O. Hebb, The Organization of Behavior, Wiley, New York, 1949.
29. S. Löwel and W. Singer, Am. Assoc. Adv. Sci. 255 (1992) p.209.
30. A. Grüning and S.M. Bohte, Spiking Neural Networks: Principles and Challenges, in European Symposium on Artificial Neural Networks, Computational Intelligence and Machine Learning, Elsevier, 2014.
31. J. Vreeken, Spiking neural networks, an introduction, in Utrecht University Technical Report UU-CS-2003-008, Utrecht University, Utrecht, 2002.
32. C. Clopath, L. Bsing, E. Vasilaki and W. Gerstner, Nat. Neurosci. 13 (2010) p.344.
33. S. Song, K.D. Miller and L.F. Abbott, Nat. Neurosci. 3 (2000) p.919.
34. J.M. Brader, W. Senn and S. Fusi, Neural Comput. 19 (2007) p.2881.
35. Y. LeCun, L. Bottou, Y. Bengio and P. Haffner, Proc. IEEE 86 (1998) p.2278.
36. P.U. Diehl and M. Cook, Front. Comput. Neurosci. 9 (2015) p.99.
37. T. Masquelier and S.J. Thorpe, PLoS Comput. Biol. 3 (2007) p.247.
38. T. Masquelier, R. Guyonneau and S.J. Thorpe, PLoS One 3 (2008) p.e1377.
39. D. Neil, M. Pfeiffer and S.C. Liu, Proceedings of the 31st annual ACM Symposium on Applied Computing, (2016) p.293.
40. P. O’Connor, D. Neil, S.C. Liu, T. Delbruck and M. Pfeiffer, Front. Neurosci. 7 (2013) p.1.
41. E.O. Neftci, B.U. Pedroni, S. Joshi, M. Al-Shedivat and G. Cauwenberghs, Front. Neurosci. 10 (2016) p.241.
42. O. Bichler, D. Querlioz, S.J. Thorpe, J.P. Bourgoin and C. Gamrat, Unsupervised features extraction from asynchronous silicon retina through spike-timing-dependent plasticity, in Proceedings of International Joint Conference on Neural Networks, IEEE, 2011, p.859.
43. M. Beyeler, N.D. Dutt and J.L. Krichmar, Neural Networks 48 (2013) p.109.
44. D. Querlioz, W.S. Zhao, P. Dollfus, J.O. Klein, O. Bichler and C. Gamrat, Bioinspired networks with nanoscale memristive devices that combine the unsupervised and supervised learning approaches, in IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH), IEEE, 2011 (2012) p.203.
45. D. Querlioz, O. Bichler and C. Gamrat, Simulation of a memristor-based spiking neural network immune to device variations, in Proceedings of International Joint Conference on Neural Networks, IEEE, 2011, p.1775.
46. L. Chen, C. Li, T. Huang, X. He, H. Li and Y. Chen, STDP learning rule based on memristor with STDP property, in International Joint Conference on Neural Networks (IJCNN), IEEE, 2014, p.1.
47. D. Querlioz, O. Bichler, P. Dollfus and C. Gamrat, IEEE Trans. Nanotechnol. 12 (2013) p.288.
48. O. Bichler, D. Roclin, C. Gamrat and D. Querlioz, Design exploration methodology for memristor-based spiking neuromorphic architectures with the xnet event-driven simulator, in IEEE/ACM International Symposium Nanoscale Architectures (NANOARCH 2013), IEEE, 2013, p.7.
49. S. Kim, M. Ishii, S. Lewis, T. Perri, M. BrightSky, W. Kim, R. Jordan, G. Burr, N. Sosa, A. Ray, J.P. Han, C. Miller, K. Hosokawa and C. Lam, NVM neuromorphic core with 64k-cell (256-by-256) phase change memory synaptic array with on-chip neuron circuits for continuous in-situ learning, in IEDM Technical Digest, IEEE, 2015, p.17.1.
50. Z. Wang, S. Ambrogio, S. Balatti and D. Ielmini, Front. Neurosci. 8 (2016) p.438.
51. G. Indiveri, E. Chicca and R. Douglas, IEEE Trans. Neural Networks Learn. Syst. 17 (2006) p.211.
52. G. Indiveri, F. Corradi and N. Qiao, Neuromorphic architectures for spiking deep neural networks (invited), in IEDM Technical Digest, IEEE, 2015, p.4.2.
53. G. Indiveri and S.C. Liu, Proc. IEEE 103 (2015) p.1379.
54. N. Qiao, H. Mostafa, F. Corradi, M. Osswald, F. Stefanini, D. Sumislawska and G. Indiveri, Front. Neurosci. 9 (2015) p.141.
55. K. Meier, A mixed-signal universal neuromorphic computing system (invited), in IEDM Technical Digest, IEEE, 2015, p.4.6.
56. J. Seo, B. Brezzo, Y. Liu, B.D. Parker, S.K. Esser, R.K. Montoye, B. Rajendran, J.A. Tierno, L. Chang, D.S. Modha and D.J. Friedman, A 45nm CMOS neuromorphic chip with a scalable architecture for learning in networks of spiking neurons, in IEEE Custom Integrated Circuits Conference, Sep., IEEE, 2011, p.1.
57. F. Akopyan, J. Sawada, A. Cassidy, R. Alvarez-Icaza, J. Arthur, P. Merolla, N. Imam, Y. Nakamura, P. Datta, G.J. Nam, B. Taba, M. Beakes, B. Brezzo, J.B. Kuang, R. Manohar, W.P. Risk, B. Jackson and D.S. Modha, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 34 (2015) p.1537.
58. J.K. Kim, P. Knag, T. Chen and Z. Zhang, A 6.67mW sparse coding aSIC enabling on-chip learning and inference, in Symposium on VLSI Circuits, IEEE, 2014, p.1.
59. G. Orchard, X. Lagorce, C. Posch, S.B. Furber, R. Benosman and F. Galluppi, Real-time event-driven spiking neural network object recognition on the spiNNaker platform, in IEEE International Symposium on Circuits and Systems (ISCAS), IEEE, 2015, 2015, p.2413.
60. J. Bill, K. Schuch, D. Brüderle, J. Schemmel, W. Maass and K. Meier, Front. Comput. Neurosci. 4 (2010) p.129.
61. T. Pfeil, T.C. Potjans, S. Schrader, W. Potjans, J. Schemmel, M. Diesmann and K. Meier, Front. Neurosci. 6 (2012) p.1.
62. P.A. Merolla, J.V. Arthur, R. Alvarez-Icaza, A.S. Cassidy, J. Sawada, F. Akopyan, B.L. Jackson, N. Imam, C. Guo, Y. Nakamura, B. Brezzo, I. Vo, S.K. Esser, R. Appuswamy, B. Taba, A. Amir, M.D. Flickner, W.P. Risk, R. Manohar and D.S. Modha, Science 345 (2014) p.668.
63. B.V. Benjamin, P. Gao, E. McQuinn, S. Choudhary, A.R. Chandrasekaran, J.M. Bussat, R. Alvarez-Icaza, J.V. Arthur, P.A. Merolla and K. Boahen, Proc. IEEE 102 (2014) p.699.
64. D. Rumelhart, G.E. Hinton and J.L. McClelland, A general framework for parallel distributed processing, in Parallel Distributed Processing, Chap. 2, MIT Press, 1986, p.45.
65. Y. LeCun, Y. Bengio and G. Hinton, Nature 521 (2015) p.436.
66. T. Shibata and T. Ohmi, Neural Microelectronic, IEDM Technical Digest, Dec., IEEE, 1997, p.337.
67. T. Morie and Y. Amemiya, IEEE J. Solid-State Circuits 29 (1994) p.1086.
68. G.W. Burr, R.M. Shelby, S. Sidler, C. di Nolfo, J. Jang, I. Boybat, R.S. Shenoy, P. Narayanan, K. Virwani, E.U. Giacometti, B. Kurdi and H. Hwang, IEEE Trans. Electron Devices 62 (2015) p.3498.
69. G.W. Burr, P. Narayanan, R.M. Shelby, S. Sidler, I. Boybat, C. di Nolfo and Y. Leblebici, Large-scale neural networks implemented with nonvolatile memory as the synaptic weight element: comparative performance analysis (accuracy, speed, and power), in IEDM Technical Digest, IEEE, 2015, p.4.4.
70. T. Gokmen and Y. Vlasov, Acceleration of deep neural network training with resistive cross-point devices, 2016. Available at arxiv.org/abs/1603.07341
71. F. Alibart, E. Zamanidoost and D.B. Strukov, Nat. Commun. 4 (2013) p.2072.
72. P.Y. Chen, B. Lin, I.T. Wang, T.H. Hou, J. Ye, S. Vrudhula, J.S. Seo, Y. Cao and S. Yu, Mitigating effects of non-ideal synaptic device characteristics for on-chip learning, in Proceedings of the IEEE/ACM International Conference on Computer-Aided Design, ICCAD ’15, IEEE Press, Austin, 2015, p.194.
73. J.W. Jang, S. Park, G.W. Burr, H. Hwang and Y.H. Jeong, IEEE Electron Device Lett. 36 (2015) p.457.
74. F. Alibart, L. Gao, B.D. Hoskins and D.B. Strukov, Nanotechnology 23 (2012) p.075201.
75. L. Gao, P.Y. Chen and S. Yu, IEEE Electron Device Lett. 36 (2015) p.1157.
76. Z. Xu, A. Mohanty, P. Y. Chen, D. Kadetotad, B. Lin, J. Ye, S. Vrudhula, S. Yu, J.S. Seo and Y. Cao, Parallel programming of resistive cross-point array for synaptic plasticity, in BICA 2014. 5th Annual International Conference on Biologically Inspired Cognitive Architectures, Vol. 41, BICA Society, 2014, p.126.
77. L. Gao, I.T. Wang, P.Y. Chen, S. Vrudhula, J.S. Seo, Y. Cao, T.H. Hou and S. Yu, Nanotechnology 26 (2015) p.455204.
78. M.V. Nair, M.V. Nair and P. Dudek, Gradient-descent-based learning in memristive crossbar arrays, in International Joint Conference on Neural Networks (IJCNN), IEEE, 2015, p.1.
79. P.M. Sheridan, C. Du and W.D. Lu, IEEE Trans. Neural Networks Learn. Syst. PP. (2016), p.1.
80. S. Choi, P. Sheridan and W.D. Lu, Sci. Rep. 5 (2015) p.10492.
81. M.N. Bojnordi and E. Ipek, Memristive Boltzmann machine: a hardware accelerator for combinatorial optimization and deep learning, in IEEE International Symposium on High Performance Computer Architecture (HPCA), IEEE, 2016, p.1.
82. S. Sidler, I. Boybat, R.M. Shelby, P. Narayanan, J. Jang, A. Fumarola, K. Moon, Y. Leblebici, H. Hwang and G.W. Burr, Large-scale neural networks implemented with non-volatile memory as the synaptic weight element: impact of conductance response, in Proceeding of the European Solid-State Device Research Conference (ESSDERC), IEEE, 2016, p.1.
83. D. Chabi, D. Querlioz, W.S. Zhao and J.O. Klein, ACM J. Emerg. Technol. Comput. Syst. 10 (2014) p.5.
84. C. Gamrat, O. Bichler and D. Roclin, Memristive based device arrays combined with spike based coding can enable efficient implementations of embedded neuromorphic circuits (invited), in IEDM Technical Digest, IEEE, 2015, p.4.5.
85. D. Garbin, O. Bichler, E. Vianello, Q. Rafhay, C. Gamrat, L. Perniola, G. Ghibaudo and B. DeSalvo, Variability-tolerant convolutional neural network for pattern recognition applications based on OxRAM synapses, in IEEE International Electron Devices Meeting, Dec., IEEE, 2014, p.28.4.1.
86. D. Garbin, E. Vianello, O. Bichler, Q. Rafhay, C. Gamrat, G. Ghibaudo, B. DeSalvo and L. Perniola, IEEE Trans. Electron Devices 62 (2015) p.2494.
87. M. Prezioso, F. Merrikh-Bayat, B.D. Hoskins, G.C. Adam, K.K. Likharev and D.B. Strukov, Nature 521 (2015) p.61.
88. 2−x /Pt Memristors, in IEDM Technical Digest, Dec., IEEE, 2015, p.17.4.1.
89. F. Merrikh, B. Hoskins and D.B. Strukov, Appl. Phys. A. 118 (2015), p.779.
90. I. Kataeva, F. Merrikh-Bayat, E. Zamanidoost and D. Strukov, Efficient training algorithms for neural networks based on memristive crossbar circuits, in International Joint Conference on Neural Networks (IJCNN), Jul., IEEE, 2015, p. 1.
91. J. Borghetti, G.S. Snider, P.J. Kuekes, J.J. Yang, D.R. Stewart and R.S. Williams, Nature 464 (2010) p.873.
92. S. Kvatinsky, G. Satat, N. Wald, E.G. Friedman, A. Kolodny and U.C. Weiser, IEEE Trans. Very Large Scale Integr. Syst. 22 (2014) p.2054.
93. B. Chen, F. Cai, J. Zhou, W. Ma, P. Sheridan and W.D. Lu, Efficient in-memory computing architecture based on crossbar arrays, in IEDM Technical Digest, IEEE, 2015, p.17.5.1.
94. S. Kvatinsky, D. Belousov, S. Liman, G. Satat, N. Wald, E.G. Friedman, A. Kolodny and U.C. Weiser, IEEE Trans. Circuits Syst. Express Briefs 61 (2014) p.895.
95. N. Talati, S. Gupta, P. Mane and S. Kvatinsky, IEEE Trans. Nanotechnol. 15 (2016) p.635.
96. A.V. Ievlev, S. Jesse, A.N. Morozovska, E. Strelcov, E.A. Eliseev, Y.V. Pershin, A. Kumar, V.Y. Shur and S.V. Kalinin, Nat. Phys. 10 (2014) p.59.
97. M. Cassinerio, N. Ciocchini and D. Ielmini, Adv. Mater. 25 (2013) p.5975.
98. D. Loke, J.M. Skelton, W.J. Wang, T.H. Lee, R. Zhao, T.C. Chong and S.R. Elliott, Proc. Nat. Acad. Sci. 111 (2014) p.13272.
99. C.D. Wright, Y. Liu, K.I. Kohary, M.M. Aziz and R.J. Hicken, Adv. Mater. 23 (2011) p.3408.
100. C.D. Wright, P. Hosseini and J.A.V. Diosdado, Adv. Funct. Mater. 23 (2013) p.2248.
101. P. Hosseini, A. Sebastian, N. Papandreou, C.D. Wright and H. Bhaskaran, Electron Device Lett. 36 (2015) p.975.
102. H. Xu, Y. Xia, K. Yin, J. Lu, Q. Yin, J. Yin, L. Sun and Z. Liu, Sci. Rep. 3 (2013) p.1230.
103. R. Pappu, B. Recht, J. Taylor and N. Gershenfeld, Science 297 (2002) p.2026.
104. A. Alaghi and J.P. Hayes, ACM Trans. Embedded Comput. Syst. 12 (2013) p.92.
105. A. Fukushima, T. Seki, K. Yakushiji, H. Kubota, H. Imamura, S. Yuasa and K. Ando, Applied Physics Express 7 (2014) p.083001.
106. P. Knag, W. Lu and Z. Zhang, IEEE Transactions on Nanotechnology 13 (2014) p.283.
107. S. Balatti, S. Ambrogio, Z. Wang and D. Ielmini, IEEE Journal on Emerging and Selected Topics in Circuits and Systems 5 (2015).
108. M. Le, T. Tuma, F. Zipoli, A. Sebastian and E. Eleftheriou, Inherent stochasticity in phase-change memory devices, in Proceeding of the European Solid-State Device Research Conference (ESSDERC), IEEE, 2016.
109. S. Balatti, S. Ambrogio, R. Carboni, V. Milo, Z. Wang, A. Calderoni, N. Ramaswamy and D. Ielmini, IEEE Transactions on Electron Devices 63 (2016) p.2029.
110. Y.V. Pershin and M. Di Ventra, Physical Review E 84 (2011) p.046703.
111. F.L. Traversa and M. Di Ventra, IEEE Transactions on Neural Networks and Learning Systems 26 (2015) p.2702.
112. M. Di Ventra and Y.V. Pershin, Scientific American 312 (2015) p.56.
113. I.L. Markov, A review of “mem-computing np-complete problems in polynomial time using polynomial resources”, 2014, arXiv preprint arXiv:1412.0650
114. S. Raoux, G.W. Burr, M.J. Breitwisch, C.T. Rettner, Y.C. Chen, R.M. Shelby, M. Salinga, D. Krebs, S.H. Chen, H.L. Lung and C.H. Lam, IBM Journal of Research and Development 52 (2008) p.465.
115. G.W. Burr, M.J. Breitwisch, M. Franceschini, D. Garetto, K. Gopalakrishnan, B. Jackson, B. Kurdi, C. Lam, L.A. Lastras, A. Padilla, B. Rajendran, S. Raoux and R. Shenoy, J. Vac. Sci. Technol. B 28 (2010) p.223.
116. G.W. Burr, M.J. Brightsky, A. Sebastian, H.Y. Cheng, J.Y. Wu, S. Kim, N.E. Sosa, N. Papandreou, H.L. Lung, H. Pozidis, E. Eleftheriou and C.H. Lam, IEEE J. Emerg. Sel. Top. Circuits Syst. 6 (2016) p.146.
117. M.N. Kozicki, M. Park and M. Mitkova, IEEE Trans. Nanotechnol. 4 (2005) p.331.
118. I. Valov, R. Waser, J.R. Jameson and M.N. Kozicki, Nanotechnology 22 (2011) p.254003.
119. H.S.P. Wong, H.Y. Lee, S.M. Yu, Y.S. Chen, Y. Wu, P.S. Chen, B. Lee, F.T. Chen and M.J. Tsai, Proc. IEEE 100 (2012) p.1951.
120. S.B. Eryilmaz, D. Kazum, S. Yu and H. Wong, Device and system level design considerations for analog-non-volatile-memory based neuromorphic architectures (invited), in IEDM Technical Digest, IEEE, 2015, p.4.1.
121. M. Suri, O. Bichler, D. Querlioz, O. Cueto, L. Perniola, V. Sousa, D. Vuillaume, C. Gamrat and B. DeSalvo, Phase change memory as synapse for ultra-Dense neuromorphic systems: application to complex visual pattern extraction, in IEDM Technical Digest, IEEE, 2011, p.4.4.
122. M. Suri, O. Bichler, Q. Hubert, L. Perniola, V. Sousa, C. Jahan, D. Vuillaume, C. Gamrat and B. Desalvo, Interface engineering of PCM for improved synaptic performance in neuromorphic systems, in IMW, IEEE, 2012, p.155.
123. M. Suri, O. Bichler, Q. Hubert, L. Perniola, V. Sousa, C. Jahan, D. Vuillaume, C. Gamrat and B. Desalvo, Solid-State Electron. 79 (2013) p.227.
124. M. Suri, O. Bichler, D. Querlioz, B. Traore, O. Cueto, L. Perniola, V. Sousa, D. Vuillaume, C. Gamrat and B. Desalvo, J. Appl. Phys. 112 (2012) p.054904.
125. D. Kuzum, R.D. Jeyasingh and H.S. Wong, Energy efficient programming of nanoelectronic synaptic devices for large-scale implementation of associative and temporal sequence learning, in IEDM Technical Digest, IEEE, 2011, p.30.3.
126. D. Kuzum, R.G.D. Jeyasingh, S.M. Yu and H.S.P. Wong, IEEE Trans. Electron Devices 59 (2012) p.3489.
127. D. Kuzum, R.G.D. Jeyasingh, B. Lee and H.S.P. Wong, Nano Lett. 12 (2012) p.2179.
128. J.M. Skelton, D. Loke, T. Lee and S.R. Elliott, ACS Appl. Mater. Interfaces 7 (2015) p.14223.
129. S.B. Eryilmaz, D. Kuzum, G.D. Jeyasingh, S.B. Kim, M. BrightSky, C. Lam and H.S.P. Wong, Experimental demonstration of array-level learning with phase change synaptic devices, in IEDM Technical Digest, IEEE, 2013, p.25.5.
130. S. Ambrogio, N. Ciocchini, M. Laudato, V. Milo, A. Pirovano, P. Fantini and D. Ielmini, Front. Neurosci. 10 (2016) p.56.
131. Y. Li, Y.P. Zhong, L. Xu, J.J. Zhang, X.H. Xu, H.J. Sun and X.S. Miao, Sci. Rep. 3 (2013) p.1619.
132. Y. Zhong, Y. Li, L. Xu and X. Miao, Phys. Status Solidi-Rapid Res. Lett. 9 (2015) p.414.
133. B.L. Jackson, B. Rajendran, G.S. Corrado, M. Breitwisch, G.W. Burr, R. Cheek, K. Gopalakrishnan, S. Raoux, C.T. Rettner, A. Padilla, A.G. Schrott, R.S. Shenoy, B.N. Kurdi, C.H. Lam and D.S. Modha, ACM J. Emerg. Technol. Comput. Syst. 9 (2013) p.12.
134. T. Ohno, T. Hasegawa, A. Nayak, T. Tsuruoka, J.K. Gimzewski and M. Aono, Appl. Phys. Lett. 99 (2011) p.203108.
135. T. Ohno, T. Hasegawa, T. Tsuruoka, K. Terabe, J.K. Gimzewski and M. Aono, Nat. Mater. 10 (2011) p.591.
136. S. Yu and S.P. Wong, Modeling the switching dynamics of programmable-metallization-cell (PMC) memory and its application as synapse device for a neuromorphic computation system, in IEDM Technical Digest, IEEE, 2010, p.22.1.
137. S.H. Jo, T. Chang, I. Ebong, B.B. Bhadviya, P. Mazumder and W. Lu, Nano Lett. 10 (2010) p.1297.
138. M. Suri, O. Bichler, D. Querlioz, G. Palma, E. Vianello, D. Vuillaume, C. Gamrat and B. DeSalvo, CBRAM devices as binary synapses for low-power stochastic neuromorphic systems: auditory (cochlea) and visual (retina) cognitive processing applications, in IEDM Technical Digest, IEEE, 2012, p.10.3.
139. M. Ziegler, R. Soni, T. Patelczyk, M. Ignatov, T. Bartsch, P. Meuffels and H. Kohlstedt, Adv. Funct. Mater. 22 (2012) p.2744.
140. Y. Yang, B. Chen and W.D. Lu, Adv. Mater. 27 (2015) p.7720.
141. H.O. Sillin, R. Aguilera, H.H. Shieh, A.V. Avizienis, M. Aono, A.Z. Stieg and J.K. Gimzewski, Nanotechnology 24 (2013) p.384004.
142. H. Choi, H. Jung, J. Lee, J. Yoon, J. Park, D.J. Seong, W. Lee, M. Hasan, G.Y. Jung and H. Hwang, Nanotechnology 20 (2009) p.345201.
143. S. Yu, Y. Wu, R. Jeyasingh, D.G. Kuzum and H.S.P. Wong, IEEE Trans. Electron Devices 58 (2011) p.2729.
144. Y. Wu, S. Yu, H.S.P. Wong, Y.S. Chen, H.Y. Lee, S.M. Wang, P.Y. Gu, F. Chen and M.J. Tsai, AlOx-based resistive switching device with gradual resistance modulation for neuromorphic device application, in IMW, IEEE, 2012, p.111.
145. M. Itoh and L.O. Chua, Bifurcation Chaos 19 (2009) p.3605.
146. S.P. Adhikari, C. Yang, H. Kim and L.O. Chua, IEEE Trans. Neural Networks Learn. Syst. 23 (2012) p.1426.
147. H. Kim, M.P. Sah, C. Yang, T. Roska and L.O. Chua, Proc. IEEE 100 (2012) p.2061.
148. S.M. Yu, B. Gao, Z. Fang, H.Y. Yu, J.F. Kang and H.S.P. Wong, Adv. Mater. 25 (2013) p.1774.
149. S. Yu, B. Gao, Z. Fang, H.Y. Yu, J.F. Fang and H.S.P. Wong, A neuromorphic visual system using RRAM synaptic devices with Sub-pJ energy and tolerance to variability: experimental characterization and large-scale modeling, in IEDM Technical Digest, IEEE, 2012, p.10.4.
150. S. Yu, B. Gao, Z. Fang, H. Yu, J. Kang and H.S.P. Wong, Front. Neurosci. 7 (2013) p.186.
151. Y.J. Jeong, S. Kim and W.D. Lu, Appl. Phys. Lett. 107 (2015) p.173105.
152. B. Sarkar, B. Lee and V. Misra, Semicond. Sci. Technol. 30 (2015) p.105014.
153. C. Wang, W. He, Y. Tong and R. Zhao, Sci. Rep. 6 (2016) p.22970.
154. S. Ambrogio, S. Balatti, F. Nardi, S. Facchinetti and D. Ielmini, Nanotechnology 24 (2013) p.384012.
155. K.H. Kim, S. Gaba, D. Wheeler, J.M. Cruz-Albrecht, T. Hussain, N. Srinivasa and W. Lu, Nano Lett. 12 (2012) p.389.
156. J. Bill and R. Legenstein, Front. Neurosci. 8 (2014) p.412.
157. G. Piccolboni, G. Molas, J.M. Portal, R. Coquand, M. Bocquet, D. Garbin, E. Vianello, C. Carabasse, V. Delaye, C. Pellissier, T. Magis, C. Cagli, M. Gely, O. Cueto, D. Deleruyelle, G. Ghibaudo, B.De Salvo and L. Perniola, Investigation of the potentialities of vertical resistive RAM (VRRAM) for neuromorphic applications, in IEDM Technical Digest, IEEE, 2015, p.17.2.
158. M. Prezioso, F. Merrikh, B. Hoskins, K. Likharev and D. Strukov, Self-adaptive spike-time-dependent plasticity of metal-oxide memristors, 2015, arXiv preprint arXiv:1505.05549
159. J.M. Cruz-Albrecht, T. Derosier and N. Srinivasa, Nanotechnology 24 (2013) p.384011.
160. L. Deng, G. Li, N. Deng, D. Wang, Z. Zhang, W. He, H. Li, J. Pei and L. Shi, Sci. Rep. 5 (2015).
161. R. Waser, R. Dittmann, G. Staikov and K. Szot, Adv. Mater. 21 (2009) p.2632.
162. D.B. Strukov, G.S. Snider, D.R. Stewart and R.S. Williams, Nature 453 (2008) p.80.
163. K. Seo, I. Kim, S. Jung, M. Jo, S. Park, J. Park, J. Shin, K.P. B, J. Kong, K. Lee, B. Lee and H. Hwang, Nanotechnology 22 (2011) p.254023.
164. T. Chang, S.H. Jo, K.H. Kim, P. Sheridan, S. Gaba and W. Lu, Appl. Phys. A 102 (2011) p.857.
165. I.T. Wang, Y.C. Lin, Y.F. Wang, C.W. Hsu and T.H. Hou, 3D synaptic architecture with ultralow sub-10 fJ energy per spike for neuromorphic computation, in IEDM Technical Digest, IEEE, 2014, p.28.5.
166. Y.F. Wang, Y.C. Lin, I.T. Wang, T.P. Lin and T.H. Hou, Sci. Rep. 5 (2015) p.10150.
167. H. Lim, I. Kim, J.S. Kim, C.S. Hwang and D.S. Jeong, Nanotechnology 24 (2013) p.384005.
168. R. Yang, K. Terabe, Y. Yao, T. Tsuruoka, T. Hasegawa, J.K. Gimzewski and M. Aono, Nanotechnology 24 (2013) p.384003.
169. S. Park, H. Kim, M. Choo, J. Noh, A. Sheri, S. Jung, K. Seo, J. Park, S. Kim, W. Lee, J. Shin, D. Lee, G. Choi, J. Woo, E. Cha, J. Jang, C. Park, M. Jeon, B. Lee and H. Hwang, RRAM-based synapse for neuromorphic system with pattern recognition function, in IEDM Technical Digest, IEEE, 2012, p.10.2.
170. S. Park, J. Noh, M.L. Choo, A.M. Sheri, M. Chang, Y.B. Kim, C.J. Kim, M. Jeon, B.G. Lee, B.H. Lee and H. Hwang, Nanotechnology 24 (2013) p.384009.
171. S. Park, A. Sheri, J. Kim, J. Noh, J.W. Jang, M. Jeon, B.G. Lee, B. Lee and H. Hwang, Neuromorphic speech systems using advanced ReRAM-based synapse, in IEDM Technical Digest, IEEE, 2013, p.25.6.
172. S. Park, M. Siddik, J. Noh, D. Lee, K. Moon, J. Woo, B.H. Lee and H. Hwang, Semicond. Sci. Technol. 29 (2014) p.104006.
173. A.M. Sheri, H. Hwang, M. Jeon and B.G. Lee, IEEE Trans. Ind. Electron. 61 (2014) p.2933.
174. K. Moon, S. Park, J. Jang, D. Lee, J. Woo, E. Cha, S. Lee, J. Park, J. Song, Y. Koo and H. Hwang, Nanotechnology 25 (2014) p.495204.
175. D. Lee, K. Moon, J. Park, S. Park and H. Hwang, Appl. Phys. Lett. 106 (2015) p.113701.
176. S. Park, M. Chu, J. Kim, J. Noh, M. Jeon, B.H. Lee, H. Hwang, B. Lee and B.G. Lee, Sci. Rep. 5 (2015) p.10123.
177. D. Lee, J. Park, K. Moon, J. Jang, S. Park, M. Chu, J. Kim, J. Noh, M. Jeon, B. Lee, B.G. Lee and H. Hwang, Oxide based nanoscale analog synapse device for neural signal recognition system (invited), in IEDM Technical Digest, IEEE, 2015, p.4.7.
178. M. Hansen, M. Ziegler, L. Kolberg, R. Soni, S. Dirkmann, T. Mussenbrock and H. Kohlstedt, Sci. Rep. 5 (2015) p.13753.
179. F. Zahari, M. Hansen, T. Mussenbrock, M. Ziegler and H. Kohlstedt, AIMS Mater. Sci. 2 (2015) p.203.
180. F. Alibart, S. Pleutin, D. Guerin, C. Novembre, S. Lenfant, K. Lmimouni, C. Gamrat and D. Vuillaume, Adv. Funct. Mater. 20 (2010) p.330.
181. L.Q. Zhu, C.J. Wan, L.Q. Guo, Y. Shi and Q. Wan, Nat. Commun. 5 (2014) p.3158.
182. M. Sharad, C. Augustine and K. Roy, Boolean and non-Boolean computation with spin devices, in IEDM Technical Digest, IEEE, 2012, p.11.6.1.
183. V.K. Sangwan, D. Jariwala, I.S. Kim, K.S. Chen, T.J. Marks, L.J. Lauhon and M.C. Hersam, Nat. Nanotechnol. 10 (2015) p.403.
184. A.F. Vincent, J. Larroque, N.L.N.B. Romdhane, O. Bichler, C. Gamrat, W.S. Zhao, J.O.K. Galdin-Retailleau and D. Querlioz, IEEE Trans. Biomed. Circuits Syst. 9 (2015) p.166.
185. A. Sengupta, Z. Al Azim, X. Fong and K. Roy, Appl. Phys. Lett. 106 (2015) p.093704.
186. A. Sengupta, M. Parsa, B. Han and K. Roy, Probabilistic deep spiking neural systems enabled by magnetic tunnel junction, arXiv:1605.04494v1, 2016.
187. K. Gacem, J.M. Retrouvey, D. Chabi, A. Filoramo, W. Zhao, J.O. Klein and V. Derycke, Nanotechnology 24 (2013) p.384013.
188. A.M. Shen, C.L. Chen, K. Kim, B. Cho, A. Tudor and Y. Chen, ACS Nano 7 (2013) p.6117.
189. S. Kim, J. Yoon, H.D. Kim and S.J. Choi, ACS Appl. Mater. Interfaces 7 (2015) p.25479.
190. Y. Kaneko, Y. Nishitani, M. Ueda and A. Tsujimura, Neural network based on a three-terminal ferroelectric memristor to enable on-chip pattern recognition, in Symposium on VLSI Technology, Japan Society of Applied Physics, 2013, p.T16.2.
191. M.D. Pickett, G. Medeiros-Ribeiro and R.S. Williams, Nat. Mater. 12 (2013) p.114.
192. A. Thomas, S. Niehrster, S. Fabretti, N. Shepheard, O. Kuschel, K. Küpper, J. Wollschlger, P. Krzysteczko and E. Chicca, Front. Neurosci. 9 (2015) p.241.
193. D. Zhang, L. Zeng, K. Cao, M. Wang, S. Peng, Y. Zhang, Y. Zhang, J.O. Klein, Y. Wang and W. Zhao, IEEE Trans. Biomed. Circuits Syst. 10 (2016) p.828.
194. T. Tuma, A. Pantazi, M. Le Gallo, A. Sebastian and E. Eleftheriou, Nat. Nanotechnol. 11 (2016) p.693.
195. E.R. Kandel, J.H. Schwartz, T.M. Jessell, S.A. Siegelbaum and A.J. Hudspeth, Principles of Neural Science, Vol. 4, McGraw-hill, New York, 2000.
196. W. Gerstner, W.M. Kistler, R. Naud and L. Paninski, Neuronal Dynamics: From Single Neurons to Networks and Models of Cognition, Cambridge University Press, 2014.
197. G. Indiveri, B. Linares-Barranco, T.J. Hamilton, A. Van Schaik, R. Etienne-Cummings, T. Delbruck, S.C. Liu, P. Dudek, P. Häfliger, S. Renaud, J. Schemme, G. Cauwenberghs, J. Arthur, K. Hynna, F. Folowosele, S. Saighi, T. Serrano-Gotarredona, J. Wijekoon, Y. Wang and K. Boahen, Front. Neurosci. 5 (2011) p.73.
198. S.R. Ovhsinsky, Analog Neurons and Neurosynaptic Networks, 2006, US Patent 6,999,953.
199. T. Tuma, M. Le Gallo, A. Sebastian and E. Eleftheriou, Electron Device Lett. 37 (2016) p.1238.
200. A. Pantazi, S. Wozniak, T. Tuma and E. Eleftheriou, Nanotechnology 27 (2016) p.355205.
201. B.B. Averbeck, P.E. Latham and A. Pouget, Nat. Rev. Neurosci. 7 (2006) p.358.
202. W. Maass, Proc. IEEE 102 (2014) p.860.
203. M. Al-Shedivat, R. Naous, G. Cauwenberghs and K.N. Salama, IEEE J. Emerg. Sel. Top. Circuits Syst. 5 (2015) p.242.
204. B. Nessler, M. Pfeiffer, L. Buesing and W. Maass, PLoS Comput. Biol. 9 (2013) p.e1003037.
205. J.W. Jang, B. Attarimashalkoubeh, A. Prakash, H. Hwang and Y.H. Jeong, IEEE Trans. Electron Devices 63 (2016) p.1.
206. A.L. Hodgkin and A.F. Huxley, J. Physiol. 117 (1952) p.500.
207. H.D. Crane, Proc. IRE 50 (1962) p.2048.
208. 2 IMT oscillator neuron, in IEDM Technical Digest, IEEE, 2015, p.17.6.
209. S. Chintala, Convnet benchmarks, 2016, Available at https://github.com/soumith/convnet-benchmarks