Electronic system with memristive synapses for pattern recognition

Scientific Reports

Volumn 5, Issue , 2015, Pages

  Park, Sangsu ^a   Chu, Myonglae ^a   Kim, Jongin ^a   Noh, Jinwoo ^a   Jeon, Moongu ^a   Hun Lee, Byoung ^a   Hwang, Hyunsang ^b   Lee, Boreom ^a   Lee, Byung Geun ^a  

^a Gwangju Institute of Science and Technology (GIST)   (South Korea)

^b Pohang University of Science and Technology (POSTECH)   (South Korea)

Author keywords

[No Author keywords available]

Indexed keywords

ARTIFICIAL NEURAL NETWORK; AUTOMATED PATTERN RECOGNITION; ELECTROENCEPHALOGRAPHY; ELECTRONICS; HUMAN; IMAGINATION; LEARNING; PHYSIOLOGY; PROCEDURES; SIGNAL PROCESSING; SPEECH; SYNAPSE;

ELECTROENCEPHALOGRAPHY; ELECTRONICS; HUMANS; IMAGINATION; LEARNING; NEURAL NETWORKS (COMPUTER); PATTERN RECOGNITION, AUTOMATED; SIGNAL PROCESSING, COMPUTER-ASSISTED; SPEECH; SYNAPSES;

EID: 84929223664     PISSN: None     EISSN: 20452322     Source Type: Journal    
DOI: 10.1038/srep10123     Document Type: Article

References (21)

1. Bofill-i-Petit, A. & Murray, A. F. Synchrony detection and amplification by silicon neurons with STDP synapses. IEEE Trans. Neural Netw. 15, 1296-1304 (2004).
2. Zhuang, H., Low, K.-S. & Yau, W.-Y. A Pulsed Neural Network With On-Chip Learning and Its Practical Applications. IEEE Trans. Ind. Electron. 54, 34-42 (2007).
3. Koickal, T. J. et al. Analog VLSI Circuit Implementation of an Adaptive Neuromorphic Olfaction Chip. IEEE Trans. Circuits Syst. Regul. Pap. 54, 60-73 (2007).
4. Cosp, J. & Madrenas, J. Scene segmentation using neuromorphic oscillatory networks. IEEE Trans. Neural Netw. 14, 1278-1296 (2003).
5. Moradi, S. & Indiveri, G. An Event-Based Neural Network Architecture With an Asynchronous Programmable Synaptic Memory. IEEE Trans. Biomed. Circuits Syst. 8, 98-107 (2014).
6. Merolla, P. A. et al. A million spiking-neuron integrated circuit with a scalable communication network and interface. Science 345, 668-673 (2014).
7. Misra, J. & Saha, I. Artificial neural networks in hardware: A survey of two decades of progress. Neurocomputing 74, 239-255 (2010).
8. Benjamin, B. V. et al. Neurogrid: A Mixed-Analog-Digital Multichip System for Large-Scale Neural Simulations. Proc. IEEE 102, 699-716 (2014).
9. Sheri, A, Raflque, A, Pedrycz, W, & Jeon, M. Contrastive divergence for memristor-based restricted Boltzmann machines. ENG APPL ARTIF INTEL. 37, 336-342 (2015).
10. Kuzum, D., Jeyasingh, R. G. D., Lee, B. & Wong, H.-S. P. Nanoelectronic Programmable Synapses Based on Phase Change Materials for Brain-Inspired Computing. Nano Lett. 12, 2179-2186 (2012).
11. Suri, M. et al. CBRAM devices as binary synapses for low-power stochastic neuromorphic systems: Auditory (Cochlea) and visual (Retina) cognitive processing applications. in Electron Devices Meeting (IEDM), 2012 IEEE International 10.3.1-10.3.4 (2012). doi:10.1109/IEDM.2012.6479017
12. Yu, S. et al. A Low Energy Oxide-Based Electronic Synaptic Device for Neuromorphic Visual Systems with Tolerance to Device Variation. Adv. Mater. 25, 1774-1779 (2013).
13. Alibart, F., Zamanidoost, E. & Strukov, D. B. Pattern classification by memristive crossbar circuits using ex situ and in situ training. Nat. Commun. 4, (2013).
14. Park, S. et al. Nanoscale RRAM-based synaptic electronics: Toward a neuromorphic computing device. Nanotechnology 24, 384009 (2013).
15. Park, S. et al. Self-formed Schottky barrier induced selector-less RRAM for cross-point memory applications. Phys. Status Solidi RRL-Rapid Res. Lett. 6, 454-456 (2012).
16. Park, S. et al. Neuromorphic speech systems using advanced ReRAM-based synapse. in Electron Devices Meeting (IEDM), 2013 IEEE International 25.6.1-25.6.4 (2013). doi:10.1109/IEDM.2013.6724692
17. Jo, S. H., Kim, K.-H. & Lu, W. High-Density Crossbar Arrays Based on a Si Memristive System. Nano Lett. 9, 870-874 (2009).
18. Park, S. et al. A nitrogen-treated memristive device for tunable electronic synapses. Semicond. Sci. Technol. 29, 104006-104010 (2014).
19. Anzai, Y. Pattern Recognition & Machine Learning. ((Elsevier, , 1992).
20. Kim, S., Zhou, J. & Lu, W. D. Crossbar RRAM Arrays: Selector Device Requirements During Write Operation. IEEE Trans. Electron Devices 61, 2820-2826 (2014).
21. Chu, M. et al. Neuromorphic Hardware System for Visual Pattern Recognition with Memristor Array and CMOS Neuron. IEEE Trans. Ind. Electron. 62, 2410-2419 (2015).