Efficient in-memory computing architecture based on crossbar arrays

Technical Digest - International Electron Devices Meeting, IEDM

Volumn 2016-February, Issue , 2015, Pages 17.5.1-17.5.4

  Chen, Bing ^a   Cai, Fuxi ^a   Zhou, Jiantao ^a   Ma, Wen ^a   Sheridan, Patrick ^a   Lu, Wei D ^a  

^a UNIVERSITY OF MICHIGAN   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BIG DATA; COMPUTER ARCHITECTURE; ELECTRON DEVICES; MEMORY ARCHITECTURE; SEMICONDUCTOR DEVICES;

BASIC OPERATION; COMPUTING ARCHITECTURE; CROSSBAR ARRAYS; DESIGN RULES; DEVICE-SCALING; FULL ADDERS; NON-VOLATILE; RESISTIVE RANDOM ACCESS MEMORY (RRAM);

RANDOM ACCESS STORAGE;

EID: 84964068530     PISSN: 01631918     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IEDM.2015.7409720     Document Type: Conference Paper

References (8)

1. R. Waser et al, Adv. Mater. 21, 2632 (2009)
2. H.S. Wong et al, Proc. IEEE 100, 1951 (2012)
3. KH. Kim et al, Nano lett. 12, 389 (2012)
4. M.-J. Lee et al, IEDM2008, 85
5. J. Borghetti et al. Nature, 464, p.873, 2010.
6. A. Siemon et al, Adv. Fucnt. Mater. 201500865, 2015
7. S. Gaba et al. IEEE Elec. Dev. Lett. 35, 1239
8. P. Sheridan et al, Nanoscale, 3, 3833 (2011)