TrueNorth: Design and Tool Flow of a 65 mW 1 Million Neuron Programmable Neurosynaptic Chip

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 34, Issue 10, 2015, Pages 1537-1557

  Akopyan, Filipp ^a   Sawada, Jun ^a   Cassidy, Andrew ^a   Alvarez Icaza, Rodrigo ^a   Arthur, John ^a   Merolla, Paul ^a   Imam, Nabil ^a   Nakamura, Yutaka ^b   Datta, Pallab ^a   Nam, Gi Joon ^c   Taba, Brian ^a   Beakes, Michael ^d   Brezzo, Bernard ^d   Kuang, Jente B ^c   Manohar, Rajit ^e   Risk, William P ^a   Jackson, Bryan ^a   Modha, Dharmendra S ^a  

^a IBM ALMADEN RESEARCH CENTER   (United States)

^b IBM RESEARCH TOKYO   (Japan)

^c IBM AUSTIN RESEARCH LABORATORY   (United States)

^d IBM T J WATSON RESEARCH CENTER   (United States)

^e Department of Molecular Biology and Genetics   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ASYNCHRONOUS SEQUENTIAL LOGIC; BRAIN; COGNITIVE SYSTEMS; COMPUTER ARCHITECTURE; DESIGN; ELECTRIC POWER UTILIZATION; INTEGRATED CIRCUIT DESIGN; INTELLIGENT COMPUTING; LOW POWER ELECTRONICS; NETWORK ARCHITECTURE; NEURAL NETWORKS; OBJECT RECOGNITION; SENSORY PERCEPTION;

CONVENTIONAL COMPUTERS; DEFECT-TOLERANT ARCHITECTURES; HARDWARE AND SOFTWARE; LOWER-POWER CONSUMPTION; MULTIPLE APPLICATIONS; NOVEL DESIGN METHODOLOGY; ROUTING INFRASTRUCTURE; VISUAL OBJECT RECOGNITION;

COMPUTER AIDED DESIGN;

EID: 84942421799     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCAD.2015.2474396     Document Type: Article

References (49)

1. P. A. Merolla et al., "A million spiking-neuron integrated circuit with a scalable communication network and interface, " Science, vol. 345, no. 6197, pp. 668-673, Aug. 2014.
2. Y. Bengio, "Learning deep architectures for AI, " Found. Trends Mach. Learn., vol. 2, no. 1, pp. 1-127, 2009.
3. A. S. Cassidy et al., "Real-Time scalable cortical computing at 46 giga-synaptic OPS/watt with 100?speedup in time-To-solution and 100, 000?reduction in energy-To-solution, " in Proc. Int. Conf. High Perform. Comput. Netw. Storage Anal. (SC), New Orleans, LA, USA, 2014, pp. 27-38.
4. A. Amir et al., "Cognitive computing programming paradigm: A Corelet language for composing networks of neuro-synaptic cores, " in Proc. IEEE Int. Joint Conf. Neural Netw. (IJCNN), Dallas, TX, USA, 2013, pp. 1-10.
5. S. K. Esser et al., "Cognitive computing systems: Algorithms and applications for networks of neurosynaptic cores, " in Proc. IEEE Int. Joint Conf. Neural Netw. (IJCNN), Dallas, TX, USA, 2013, pp. 1-10.
6. D. S. Modha and R. Singh, "Network architecture of the long distance pathways in the Macaque brain, " Proc. Nat. Acad. Sci. USA, vol. 107, no. 30, pp. 13485-13490, 2010.
7. R. Ananthanarayanan and D. S. Modha, "Anatomy of a cortical simulator, " in Proc. Supercomput., Reno, NV, USA, 2007, pp. 1-12.
8. R. Ananthanarayanan, S. K. Esser, H. D. Simon, and D. S. Modha, "The cat is out of the bag: Cortical simulations with 109 neurons, 1013 synapses, " in Proc. Conf. High Perform. Comput. Netw. Storage Anal. (SC), Portland, OR, USA, 2009, pp. 1-12.
9. R. Preissl et al., "Compass: A scalable simulator for an architecture for cognitive computing, " in Proc. Int. Conf. High Perform. Comput. Netw. Storage Anal., Salt Lake City, UT, USA, 2012, pp. 1-11.
10. T. M. Wong et al., "1014, " IBM Res. Div., Almaden Res. Center, San Jose, CA, USA, Tech. Rep. RJ10502, 2012.
11. J. Hsu, "How IBM got brainlike efficiency from the TrueNorth chip, " IEEE Spectr., vol. 51, no. 10, pp. 17-19, Sep. 2014. [Online]. Available: http://spectrum.ieee.org/computing/hardware/how-ibm-got-brainlike-efficiency-from-The-Truenorth-chip
12. E. Painkras et al., "SpiNNaker: A 1-W 18-core system-on-chip for massively-parallel neural network simulation, " IEEE J. Solid-State Circuits, vol. 48, no. 8, pp. 1943-1953, Aug. 2013.
13. E. Stromatias, F. Galluppi, C. Patterson, and S. Furber, "Power analysis of large-scale, real-Time neural networks on SpiNNaker, " in Proc. IEEE Int. Joint Conf. Neural Netw. (IJCNN), Dallas, TX, USA, 2013, pp. 1-8.
14. B. V. Benjamin et al., "Neurogrid: A mixed-Analog-digital multichip system for large-scale neural simulations, " Proc. IEEE, vol. 102, no. 5, pp. 699-716, May 2014.
15. P. Merolla, J. Arthur, R. Alvarez, J.-M. Bussat, and K. Boahen, "A multicast tree router for multichip neuromorphic systems, " IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 61, no. 3, pp. 820-833, Mar. 2014.
16. J. Schemmel et al., "Live demonstration: A scaled-down version of the BrainScaleS wafer-scale neuromorphic system, " in Proc. IEEE Int. Symp. Circuits Syst. (ISCAS), Seoul, Korea, 2012, p. 702.
17. J. Park, S. Ha, T. Yu, E. Neftci, and G. Cauwenberghs, "A 65k-neuron 73-Mevents/s 22-pJ/event asynchronous micro-pipelined integrateand-fire array transceiver, " in Proc. IEEE Biomed. Circuits Syst. Conf. (BioCAS), Lausanne, Switzerland, 2014, pp. 675-678.
18. S. Moradi and G. Indiveri, "An event-based neural network architecture with an asynchronous programmable synaptic memory, " IEEE Trans. Biomed. Circuits Syst., vol. 8, no. 1, pp. 98-107, Mar. 2013.
19. A. S. Cassidy, J. Georgiou, and A. G. Andreou, "Design of silicon brains in the nano-CMOS era: Spiking neurons, learning synapses and neural architecture optimization, " Neural Netw., vol. 45, pp. 4-26, Sep. 2013.
20. A. S. Cassidy et al., "Cognitive computing building block: A versatile and efficient digital neuron model for neurosynaptic cores, " in Proc. IEEE Int. Joint Conf. Neural Netw. (IJCNN), Dallas, TX, USA, 2013, pp. 1-10.
21. A. J. Martin, "The limitations to delay-insensitivity in asynchronous circuits, " in Proc. ARVLSI, Sydney, NSW, Australia, 1990, pp. 263-278.
22. C. G. Wong and A. J. Martin, "High-level synthesis of asynchronous systems by data-driven decomposition, " in Proc. Design Autom. Conf., Anaheim, CA, USA, 2003, pp. 508-513.
23. D. E. Muller and W. S. Bartky, "A theory of asynchronous circuits, " in Proc. Int. Symp. Theory Switch., Cambridge, MA, USA, 1959, pp. 204-243.
24. A. M. Lines, "Pipelined asynchronous circuits, " Dept. Comput. Sci., California Inst. Technol., Pasadena, CA, USA, Tech. Rep. CaltechCSTR:1998.cs-Tr-95-21, 1998.
25. E. M. Izhikevich, "Which model to use for cortical spiking neurons?" IEEE Trans. Neural Netw., vol. 15, no. 5, pp. 1063-1070, Sep. 2004.
26. Y. Shin et al., "28nm high-metal-gate heterogeneous quad-core CPUs for high-performance and energy-efficient mobile application processor, " in Proc. IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers (ISSCC), San Francisco, CA, USA, 2013, pp. 154-155.
27. J. V. Arthur et al., "Building block of a programmable neuromorphic substrate: A digital neurosynaptic core, " in Proc. Int. Joint Conf. Neural Netw. (IJCNN), Brisbane QLD, Australia, 2012, pp. 1-8.
28. D. Fang, S. Peng, C. LaFrieda, and R. Manohar, "A three-Tier asynchronous FPGA, " in Proc. Int. VLSI/ULSI Multilevel Interconnect. Conf., Fremont, CA, USA, 2006, pp. 1-8.
29. A. J. Martin, "Compiling communicating processes into delayinsensitive VLSI circuits, " Distrib. Comput., vol. 1, no. 4, pp. 226-234, Dec. 1986.
30. R. Manohar, "An analysis of reshuffled handshaking expansions, " in Proc. 7th Int. Symp. ASYNC, Salt Lake City, UT, USA, Mar. 2001, pp. 96-105.
31. A. J. Martin and M. Nystrom, "CAST: Caltech asynchronous synthesis tools, " in Proc. 4th Asynchronous Circuit Design Work. Group Workshop, Turku, Finland, Jun. 2004.
32. S. M. Burns and A. J. Martin, "Syntax-directed translation of concurrent programs into self-Timed circuits, " Dept. Comput. Sci., California Inst. Technol., Pasadena, CA, USA, Tech. Rep. CaltechCSTR:1988.cs-Tr-88-14, 1988.
33. R. Manohar, "Asynchronous VLSI systems, " Class Materials for ECE 574, Cornell Univ., Ithaca, NY, USA, 1999.
34. IEEE Standard for Verilog Hardware Description Language, IEEE Standard 1364-2005, 2006.
35. K. L. Shepard and V. Narayanan, "Noise in deep submicron digital design, " in Proc. IEEE/ACM Int. Conf. Comput.-Aided Design (ICCAD), San Jose, CA, USA, 1996, pp. 524-531.
36. M. Nystrom, "Asynchronous pulse logic, " Ph.D. dissertation, Dept. Eng. Appl. Sci., California Inst. Technol., Pasadena, CA, USA, 2001.
37. P. Viola and M. Jones, "Rapid object detection using a boosted cascade of simple features, " in Proc. Comput. Vis. Pattern Recognit., Kauai, HI, USA, 2001, pp. I-511-I-518.
38. T. Ojala, M. Pietikainen, and T. Maenpaa, "Multiresolution gray-scale and rotation invariant texture classification with local binary patterns, " IEEE Trans. Pattern Anal. Mach. Intell., vol. 24, no. 7, pp. 971-987, Jul. 2002.
39. A. Andreopoulos and J. K. Tsotsos, "50 years of object recognition: Directions forward, " Comput. Vis. Image Und., vol. 117, no. 8, pp. 827-891, Aug. 2013.
40. A. Coates and A. Y. Ng, "The importance of encoding versus training with sparse coding and vector quantization, " in Proc. Int. Conf. Mach. Learn. (ICML), Bellevue, WA, USA, 2011, pp. 921-928.
41. R. Kasturi et al., "Performance evaluation of neuromorphic-vision object recognition algorithms, " in Proc. 22nd Int. Conf. Pattern Recognit. (ICPR), Stockholm, Sweden, Aug. 2014, pp. 2401-2406.
42. A. Andreopoulos et al., "Visual saliency on networks of neurosynaptic cores, " IBM J. Res. Develop., vol. 59, nos. 2-3, pp. 9:1-9:16, Mar./May 2015.
43. J. Cong and G.-J. Nam, Modern Circuit Placement: Best Practices and Results. Boston, MA, USA: Springer, 2007.
44. N. Viswanathan et al., "RQL: Global placement via relaxed quadratic spreading and linearization, " in Proc. ACM/IEEE Design Autom. Conf., San Diego, CA, USA, 2007, pp. 453-458.
45. G.-J. Nam, C. J. Alpert, P. Villarrubia, B. Winter, and M. Yildiz, "The ISPD2005 placement contest and benchmark suite, " in Proc. Int. Symp. Phys. Design, San Francisco, CA, USA, 2005, pp. 216-220.
46. A. E. Caldwell, A. B. Kahng, and I. L. Markov, "Can recursive bisection alone produce routable placements?" in Proc. ACM/IEEE Design Autom. Conf., Los Angeles, CA, USA, 2000, pp. 693-698.
47. C. J. Alpert, G.-J. Nam, and P. G. Villarrubia, "Effective free space management for cut-based placement via analytical constraint generation, " IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 22, no. 10, pp. 1343-1353, Oct. 2003.
48. G.-J. Nam, S. Reda, C. J. Alpert, P. G. Villarrubia, and A. B. Kahng, "A fast hierarchical quadratic placement algorithm, " IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 25, no. 4, pp. 678-691, Apr. 2006.
49. J. Vygen, "Algorithms for large-scale flat placement, " in Proc. ACM/IEEE Design Autom. Conf., Anaheim, CA, USA, 1997, pp. 746-751.