An electronic synapse device based on metal oxide resistive switching memory for neuromorphic computation

IEEE Transactions on Electron Devices

Volumn 58, Issue 8, 2011, Pages 2729-2737

  Yu, Shimeng ^a   Wu, Yi ^a   Jeyasingh, Rakesh ^a   Kuzum, Duygu ^a   Wong, H S Philip ^a  

^a Stanford University   (United States)

Author keywords

Bio inspired system; neuromorphic computation; resistive switching memory; spike timing dependent plasticity (STDP); synapse

Indexed keywords

BIOINSPIRED SYSTEMS; NEUROMORPHIC; RESISTIVE SWITCHING MEMORIES; SPIKE-TIMING-DEPENDENT PLASTICITY (STDP); SYNAPSE;

ENERGY UTILIZATION; HARDWARE; METALLIC COMPOUNDS; PLATINUM; SWITCHING;

SWITCHING SYSTEMS;

EID: 79960834019     PISSN: 00189383     EISSN: None     Source Type: Journal    
DOI: 10.1109/TED.2011.2147791     Document Type: Article

References (43)

1. R. Ananthanarayanan, S. K. Esser, H. D. Simon, and D. S. Modha, "The cat is out of the bag: Cortical simulations with 109 neurons and 1013 synapses," in Proc. IEEE/ACMConf. High Perform. Netw. Comput., 2009, pp. 1-12.
2. D. Adee (2009). IBM unveils a new brain simulator. IEEE Spectr.
3. [Online]. Available: http://spectrum.ieee.org/computing/hardware/ ibmunveils-a-new-brain-simulator
4. E. R. Kandel and J. H. Schwartz, Principles of Neural Science, 2nd ed. New York: Elsevier, 1985.
5. Interdisciplinary challenges beyond the scaling limits of Moore's law.
6. C.Mead, "Neuromorphic electronic systems," Proc. IEEE, vol. 78, no. 10, pp. 1629-1636, Oct. 1990.
7. S. Fusi, M. Annunziato, D. Badoni, A. Salamon, and D. Amit, "Spikedriven synaptic plasticity: Theory, simulation, VLSI implementation," Neural Comput., vol. 12, no. 10, pp. 2227-2258, Oct. 2000.
8. J. V. Arthur and K. Boahen, "Learning in silicon: Timing is everything," in Advances in Neural Information Processing Systems. Cambridge, MA: MIT Press, 2006, pp. 75-82.
9. K. K. Likharev, "Hybrid CMOS/nanoelectronic circuits: Opportunities and challenges," J. Nanoelectron. Optoelectron., vol. 3, no. 3, pp. 203-230, Dec. 2008.
10. S. Song, K. D. Miller, and L. F. Abbott, "Competitive Hebbian learning through spike-timing-dependent synaptic plasticity," Nat. Neurosci., vol. 3, no. 9, pp. 919-926, Sep. 2000.
11. G. Indiveri, E. Chicca, and R. Douglas, "A VLSI array of low-power spiking neurons and bistable synapses with spike-timing dependent plasticity," IEEE Trans. Neural Netw., vol. 17, no. 1, pp. 211-221, Jan. 2006. (Pubitemid 43272460)
12. H. Kosaka, T. Shibata, H. Ishii, and T. Ohmi, "An excellent weightupdating-linearity EEPROM synapse memory cell for self-learning neuron-MOS neural networks," IEEE Trans. Electron Devices, vol. 42, no. 1, pp. 135-143, Jan. 1995.
13. 9 thin films," IEEE Electron Device Lett., vol. 20, no. 5, pp. 229-231, May 1999.
14. F. Alibart, S. Pleutin, D. Guerin, C. Novembre, S. Lenfant, K. Lmimouni, C. Gamrat, and D. Vuillaume, "An organic nanoparticle transistor behaving as a biological spiking synapse," Adv. Funct. Mater., vol. 20, no. 2, pp. 330-337, Jan. 2010.
15. G. S. Snider, "Self-organized computation with unreliable, memristive nanodevices," Nanotechnology, vol. 18, no. 36, p. 365 202, Sep. 2007.
16. J. Borghetti, Z. Li, J. Straznicky, X. Li, D. A. A. Ohlberg, W. Wu, D. R. Stewart, and R. S. Williams, "A hybrid nanomemristor/transistor logic circuit capable of self-programming," Proc. Nat. Acad. Sci., vol. 106, no. 6, pp. 1699-1703, Feb. 2009.
17. A. Smerieri, T. Berzina, V. Erokhin, and M. P. Fontana, "Polymeric electrochemical element for adaptive networks: Pulse mode," J. Appl. Phys., vol. 104, no. 11, p. 114 513, Dec. 2008.
18. Q. Lai, L. Zhang, Z. Li, W. F. Stickle, R. S. Williams, and Y. Chen, "Analog memory capacitor based on field-configurable ion-doped polymers," Appl. Phys. Lett., vol. 95, no. 21, p. 213 503, Nov. 2009.
19. S. H. Jo, T. Chang, I. Ebong, B. B. Bhadviya, P. Mazumder, and W. Lu, "Nanoscale memristor device as synapse in neuromorphic systems," Nano Lett., vol. 10, no. 4, pp. 1297-1301, Apr. 2010.
20. H. Choi, H. Jung, J. Lee, J. Yoon, J. Park, D.-J. Seong,W. Lee, M. Hasan, G.-Y. Jung, and H. Hwang, "An electrically modifiable synapse array of resistive switching memory," Nanotechnology, vol. 20, no. 34, p. 345 201, Aug. 2009.
21. K. Seo, I. Kim, S. Park, S. Jung, M. Jung, J. Park, J. Kong, K. Lee, B. Lee, and H. Hwang, "Resistive switching device for neuromorphic device application," in Proc. Int. Conf. Solid State Devices Mater., 2010.
22. R. Waser, R. Dittmann, G. Staikov, and K. Szot, "Redox-based resistive switching memories-Nanoionic mechanisms, prospects, and challenges," Adv. Mater., vol. 21, no. 25/26, pp. 2632-2663, Jul. 2009.
23. S. Yu, B. Lee, and H.-S. P. Wong, "Metal oxide resistive switching memory," in Functional Metal Oxide Nanostructures, J. Q. Wu, Ed. Berlin, Germany: Springer-Verlag, 2011, to be published.
24. M.-J. Lee, S. Han, S. H. Jeon, B. H. Park, B. S. Kang, S.-E. Ahn, K. H. Kim, C. B. Lee, C. J. Kim, I.-K. Yoo, D. H. Seo, X.-S. Li, J.-B. Park, J.-H. Lee, and Y. Park, "Electrical manipulation of nanofilaments in transition-metal oxides for resistance-based memory," Nano Lett., vol. 9, no. 4, pp. 1476-1481, Apr. 2009.
25. 2 resistive switching memory," Nat. Nanotechnol., vol. 5, no. 2, pp. 148-153, Feb. 2010.
26. U. Russo, D. Ielmini, C. Cagli, and A. L. Lacaita, "Filament conduction and reset mechanism in NiO-based resistive-switching memory (RRAM) devices," IEEE Trans. Electron Devices, vol. 56, no. 2, pp. 186-192, Feb. 2009.
27. 2/Pt resistive switching cell," Phys. Rev. B, Condens. Matter, vol. 79, no. 19, p. 195 317, May 2009.
28. H. Y. Lee, Y. S. Chen, P. S. Chen, P. Y. Gu, Y. Y. Hsu, S. M. Wang, W. H. Liu, C. H. Tsai, S. S. Sheu, P. C. Chiang, W. P. Lin, C. H. Lin, W. S. Chen, F. T. Chen, C. H. Lien, and M.-J. Tsai, "Evidence and solution of over-RESET problem for HfOx based resistive memory with sub-ns switching speed and high endurance," in IEDM Tech. Dig., 2010, pp. 460-463.
29. S.-S. Sheu, M.-F. Chang, K.-F. Lin, C.-W. Wu, Y.-S. Chen, P.-F. Chiu, C.-C. Kuo, Y.-S. Yang, P.-C. Chiang, W.-P. Lin, C.-H. Lin, H.-Y. Lee, P.-Y. Gu, S.-M. Wang, F. T. Chen, K.-L. Su, C.-H. Lien, K.-H. Cheng, H.-T. Wu, T.-K. Ku, M.-J. Kao, and M.-J. Tsai, "4 Mb embedded SLC resistive-RAM macro with 7.2 ns read-write random-access time and 160 ns MLC-access capability," in Proc. IEEE ISSCC Tech. Dig., 2011, pp. 200-202.
30. 3-based RRAM using atomic layer deposition (ALD) with 1 μA reset current," IEEE Electron Device Lett., vol. 31, no. 12, pp. 1449-1451, Dec. 2010.
31. 2 thin films with embedded Al layers," Electrochem. Solid-State Lett., vol. 13, no. 2, pp. H36-H38, 2010.
32. 2 anatase nanolayer on TiN thin film exhibiting highspeed bipolar resistive switching," Appl. Phys. Lett., vol. 89, no. 22, p. 223 509, Nov. 2006.
33. Y. Sato, K. Tsunoda, K. Kinoshita, H. Noshiro, M. Aoki, and Y. Sugiyama, "Sub-100-μA reset current of nickel oxide resistive memory through control of filamentary conductance by current limit of MOSFET," IEEE Trans. Electron Devices, vol. 55, no. 5, pp. 1185-1191, May 2008. (Pubitemid 351689510)
34. 2\Pt memory systems," Electrochem. Solid-State Lett., vol. 13, no. 6, pp. G54-G56, 2010.
35. M. J. Rozenberg, M. J. Sánchez, R. Weht, C. Acha, F. Gomez-Marlasca, and P. Levy, "Mechanism for bipolar resistive switching in transitionmetal oxides," Phys. Rev. B, Condens. Matter, vol. 81, no. 11, p. 115 101, Mar. 2010.
36. S. Blonkowski, "Filamentary model of dielectric breakdown," J. Appl. Phys., vol. 107, no. 8, p. 084 109, Apr. 2010.
37. G.-Q. Bi and M.-M. Poo, "Synaptic modifications in cultured hippocampal neurons: Dependence on spike timing, synaptic strength, and postsynaptic cell type," J. Neurosci., vol. 18, no. 24, pp. 10 464-10 472, Dec. 1998. (Pubitemid 29016566)
38. G. S. Snider, "Spike-timing-dependent learning in memristive nanodevices," in Proc ACM/IEEE NANOARCH, 2008, pp. 85-92.
39. S. Yu and H.-S. P. Wong, "A phenomenological model for the reset mechanism of metal oxide RRAM," IEEE Electron Device Lett., vol. 31, no. 12, pp. 1455-1457, Dec. 2010.
40. S. Yu, Y. Wu, and H.-S. P. Wong, "Investigating the switching dynamics and multilevel capability of bipolar metal oxide resistive switching memory," Appl. Phys. Lett., vol. 98, no. 10, p. 103 514, Mar. 2011.
41. S. Yu and H.-S. P. Wong, "Modeling the switching dynamics of programmable-metallization cell (PMC) memory and its application as synapse device for a neuromorphic computation system," in IEDM Tech. Dig., 2010, pp. 520-523.
42. H. Z. Shouval, S. S.-H. Wang, and G. M. Wittenberg, "Spike timing dependent plasticity: A consequence of more fundamental learning rules," Front. Comput. Neurosci., vol. 4, pp. 19-1-19-13, 2010.
43. J. Lee, J. Shin, D. Lee, W. Lee, S. Jung, M. Jo, J. Park, K. P. Biju, S. Kim, S. Park, and H. Hwang, "Diode-less nano-scale ZrOx/HfOx RRAM device with excellent switching uniformity and reliability for high-density cross-point memory applications," in IEDM Tech. Dig., 2010, pp. 452-455.