Neuromorphic silicon neuron circuits

Frontiers in Neuroscience

Volumn , Issue MAY, 2011, Pages

  Indiveri, Giacomo ^a   Linares Barranco, Bernabé ^b   Hamilton, Tara Julia ^c   van Schaik, André ^d   Etienne Cummings, Ralph ^e   Delbruck, Tobi ^a   Liu, Shih Chii ^a   Dudek, Piotr ^f   Häfliger, Philipp ^g   Renaud, Sylvie ^h   Schemmel, Johannes ⁱ   Cauwenberghs, Gert ^j   Arthur, John ^k   Hynna, Kai ^k   Folowosele, Fopefolu ^e   Saighi, Sylvain ^h   Serrano Gotarredona, Teresa ^b   Wijekoon, Jayawan ^f   Wang, Yingxue ^l   Boahen, Kwabena ^k  

^a UNIVERSITY OF ZURICH   (Switzerland)

^b INSTITUTO DE MICROELECTRÓNICA DE SEVILLA   (Spain)

^c UNIVERSITY OF NEW SOUTH WALES   (Australia)

^d UNIVERSITY OF SYDNEY   (Australia)

^e Johns Hopkins University   (United States)

^f UNIVERSITY OF MANCHESTER   (United Kingdom)

^g UNIVERSITY OF OSLO   (Norway)

^h UNIVERSITÉ DE BORDEAUX   (France)

ⁱ UNIVERSITY OF HEIDELBERG   (Germany)

^j UNIVERSITY OF CALIFORNIA SAN DIEGO   (United States)

^k STANFORD UNIVERSITY   (United States)

^l HOWARD HUGHES MEDICAL INSTITUTE   (United States)

more..

Author keywords

Adaptive exponential; Analog VLSI; Circuit; Conductance based; Integrate and fire; Log domain; Spiking; Subthreshold

Indexed keywords

CELL ENGINEERING; COMPUTATIONAL FLUID DYNAMICS; DENDRITE; DYNAMIC VISION SENSOR DIFFERENCING NEURON; HODGKIN HUXLEY EQUATION; NERVE CELL; NERVE CELL MEMBRANE CONDUCTANCE; NERVE CELL NETWORK; NERVE CELL PLASTICITY; NERVE FIBER; NEUROMORPHIC SILICON NEURON CIRCUIT; NEUROPHYSIOLOGY; OCTOPUS; PHENOMENOLOGY; REFRACTORY PERIOD; RETINA NERVE CELL; REVIEW; SPIKE WAVE; TAU CELL NEURON; THALAMUS; THERMODYNAMICS; VERY LARGE SCALE INTEGRATION;

EID: 80255127113     PISSN: 16624548     EISSN: 1662453X     Source Type: Journal    
DOI: 10.3389/fnins.2011.00073     Document Type: Review

References (102)

1. Arthur, J. V., and Boahen, K. (2004). Recurrently connected silicon neurons with active dendrites for one-shot learning. IEEE Int. Joint Conf. Neural Netw. 3, 1699-1704.
2. Arthur, J. V., and Boahen, K. (2007). Synchrony in silicon: the gamma rhythm. IEEE Trans. Neural Netw. 18, 1815-1825.
3. Azadmehr, M., Abrahamsen, J. P., and Hafliger, P. (2005). "A foveated AERimager chip," in International Symposium on Circuits and Systems, ISCAS 2005, Vol. 3 (Kobe: IEEE), 2751-2754.
4. Bartolozzi, C., and Indiveri, G. (2007). Synaptic dynamics in analog VLSI. Neural Comput. 19, 2581-2603.
5. Bartolozzi, C., and Indiveri, G. (2009). Global scaling of synaptic efficacy: homeostasis in silicon synapses. Neurocomputing 72, 726-731.
6. Bartolozzi, C., Mitra, S., and Indiveri, G. (2006). "An ultra low powercurrent-mode filter for neuromorphic systems and biomedical signal processing," in Biomedical Circuits and Systems Conference, BIOCAS 2006, ed. IEEE (London, UK: IEEE), 130-133.
7. Basu, A., Ramakrishnan, S., Petre, C., Koziol, S., Brink, S., and Hasler, P. E. (2010). Neural dynamics in reconfigurable silicon. IEEE Trans. Biomed. Circuits Syst. 4, 311-319.
8. Boahen, K. A. (2000). Point-to-point connectivity between neuromorphic chipsusing address-events. IEEE Trans. Circuits Syst. II 47, 416-34.
9. Brette, R., and Gerstner, W. (2005). Adaptive exponential integrate-and-fire model as an effective description of neuronal activity. J. Neurophysiol. 94, 3637-3642.
10. Brette, R., Rudolph, M., Carnevale, T., Hines, M., Beeman, D., Bower, J. M., Diesmann, M., Morrison, A., Goodman, F. C., Harris P. H. Jr., Zirpe, M., Natschläger, T., Pecevski, D., Ermentrout, B., Djurfeldt, M., Lansner, A., Rochel, O., Vieville, T., Muller, E., Davison, A. P., El Boustani, S., and Destexhe, A. (2007). Simulation of networks of spiking neurons: a review of tools and strategies. J. Comput. Neurosci. 23, 349-398.
11. Camuñas Mesa, L., Acosta-Jimenez, A., Serrano-Gotarredona, T., and Linares-Barranco, B. (2008). "Fully digital AER convolution chip for vision processing," in International Symposium on Circuits and Systems, ISCAS 2008 (Seattle, WA: IEEE), 652-655.
12. Cassidy, A., and Andreou, A. G. (2008). "Dynamical digital silicon neurons," in Biomedical Circuits and Systems Conference, BIOCAS 2008 (Baltimore, MD: IEEE), 289-292.
13. Cauwenberghs, G., and Bayoumi, M. A., editors. (1999). Learning on Silicon: Adaptive VLSI Neural Systems. Boston, MA: Kluwer.
14. Chicca, E., Badoni, D., Dante, V., D'Andreagiovanni, M., Salina, G., Fusi, S., and Del Giudice, P. (2003). A VLSI recurrent network of integrate-and- fire neurons connected by plastic synapses with long term memory. IEEE Trans. Neural Netw. 14, 1297-1307.
15. Chicca, E., and Fusi, S. (2001). "Stochastic synaptic plasticity in deterministic a VLSI networks of spiking neurons," in Proceedings of the World Congress on Neuroinformatics, ARGESIM reports, ed. F. Rattay (Vienna: ARGESIM/ ASIM Verlag) 468-477.
16. Chicca, E., Whatley, A. M., Dante, V., Lichtsteiner, P., Delbrück, T., Del Giudice, P., Douglas, R. J., and Indiveri, G. (2007). A multi-chip pulse-based neuromorphic infrastructure and its application to a model of orientation selectivity. IEEE Trans. Circuits Syst. I 5, 981-993.
17. Connors, B. W., Gutnick, M. J., and Prince, D. A. (1982). Electrophysiological properties of neocortical neurons in vitro. J. Neurophysiol. 48, 1302-1320.
18. Costas-Santos, J., Serrano-Gotarredona, T., Serrano-Gotarredona, R., and Linares-Barranco, B. (2007). A spatial contrast retina with on-chip calibration for neuromorphic spike-based AER vision systems. IEEE Trans. Circuits Syst. I, 54, 1444-1458.
19. Culurciello, E., Etienne-Cummings, R., and Boahen, K. (2003). A biomorphic digital image sensor. IEEE J. Solid State Circuits 38, 281-294.
20. Deiss, S. R., Douglas, R. J., and Whatley, A. M. (1998). "A pulse-coded communications infrastructure for neuromorphic systems," in Pulsed Neural Networks, eds W. Maass and C. M. Bishop (Cambridge, MA: MIT Press), 6157-6178.
21. Destexhe, A., and Huguenard, J. R. (2000). Nonlinear thermodynamic modelsof voltage-dependent currents. J. Comput. Neurosci. 9, 259-270.
22. Destexhe, A., Mainen, Z. F., and Sejnowski, T. J. (1998). "Kinetic models of synaptic transmission," in Methods in Neuronal Modelling, From Ions to Networks (Cambridge, MA: The MIT Press), 1-25.
23. Drakakis, E. M., Payne, A. J., and Toumazou, C. (1997). Bernoulli operator: a low-level approach to log-domain processing. Electron. Lett. 33, 1008-1009.
24. Edwards, R. T., and Cauwenberghs, G. (2000). Synthesis of log-domain filters from first-order building blocks. Int. J. Analog Integr. Circuits Signal Process. 22, 177-186.
25. Elias, J. G., and Northmore D. P. M. (1999). "Building silicon nervous systems with dendritic tree neuromorphs," in Pulsed Neural Networks (Cambridge, MA: IEEE), 133-156.
26. Eppler, J.-M., Helias, M., Muller, E., Diesmann, M., and Gewaltig, M.-O. (2008). PyNEST: a convenient interface to the NEST simulator. Front. Neuroinformatics 2: 12. doi: 10.3389/neuro.11.012.2008
27. Farquhar, E., Abramson, D., and Hasler, P. (2004). "A reconfigurable bidirectional active 2 dimensional dendrite model," in International Symposium on Circuits and Systems, ISCAS 2004 (Vancouver, BC: IEEE), 313-316.
28. Farquhar, E., and Hasler, P. (2005). A bio-physically inspired silicon neuron. IEEE Trans. Circuits Syst. 52, 477-488.
29. Fidjeland, A., Roesch, E. B., Shanahan, M. P., and Luk, W. (2009). "NeMo: a platform for neural modelling of spiking neurons using GPUs," in IEEE Application-specific Systems, Architectures and Processors Conference ASAP (Boston, MA: IEEE), 137-144.
30. FitzHugh, N. (1961). Impulses and physiological states in theoretical models of nerve membrane. Biophys. J. 1, 445-466.
31. Folowosele, F., Etienne-Cummings, R., and Hamilton, T. J. (2009a). "A CMOS switched capacitor implementation of the mihalas-niebur neuron," in Biomedical Circuits and Systems Conference, BIOCAS 2009 (Beijing: IEEE), 105-108.
32. Folowosele, F., Harrison, A., Cassidy, A., Andreou, A., Etienne-Cummings, A. G., Mihalas, R., Niebur, S., and Hamilton, T. J. (2009b). "A switched capacitor implementation of the generalized linear integrate-and-fire neuron," in International Symposium on Circuits and Systems, ISCAS 2009 (Taipei: IEEE), 2149-2152.
33. Frey, D. R. (1993). Log-domain filtering: an approach to current-mode filtering. IEE Proc. G Circuits Device. Syst. 140, 406-416.
34. Fusi, S., Annunziato, M., Badoni, D., Salamon, A., and Amit, D. J. (2000). Spike-driven synaptic plasticity: theory, simulation, VLSI implementation. Neural Comput. 12, 2227-2258.
35. Gilbert, B. (1975). Translinear circuits: a proposed classification. Electron. Lett. 11, 14-16. See also Errata, 11, 136.
36. Hasler, P., Kozoil, S. S., Farquhar, E., and Basu, A. (2007). "Transistor channel dendrites implementing HMM classifiers," in International Symposium on Circuits and Systems, ISCAS 2007 (New Orleans, LA: IEEE), 3359-3362.
37. Hodgkin, A. L., and Huxley, A. F. (1952). A quantitative description of membrane current and its application to conduction and excitation in nerve. J. Physiol. 117, 500-544.
38. Hynna, K. M., and Boahen, K. (2006). "Neuronal ion-channel dynamics in silicon," in International Symposium on Circuits and Systems, ISCAS 2006 (Kos: IEEE), 3614-3617.
39. Hynna, K. M., and Boahen, K. (2007). Thermodynamically-equivalent silicon models of ion channels. Neural Comput. 19, 327-350.
40. Hynna, K. M., and Boahen, K. A. (2009). Nonlinear influence of T-channels in an in silico relay neuron. IEEE Trans. Biomed. Eng. 56, 1734.
41. Indiveri, G. (2000). Modeling selective attention using a neuromorphic analog VLSI device. Neural Comput. 12, 2857-2880.
42. Indiveri, G. (2007). Synaptic plasticity and spike-based computation in VLSI networks of integrate-and-fire neurons. Neural Inf. Process. Lett. Rev. 11, 135-146.
43. Indiveri, G., Chicca, E., and Douglas, R. (2009). Artificial cognitive systems: from VLSI networks of spiking neurons to neuromorphic cognition. Cognit. Comput. 1, 119-127.
44. Indiveri, G., Horiuchi, T., Niebur, E., and Douglas, R. (2001). "A competitive network of spiking VLSI neurons," in World Congress on Neuroinformatics, ARGESIM report no. 20, ed. F. Rattay (Vienna: ARGESIM/ASIM-Verlag), 443-455.
45. Indiveri, G., Stefanini, F., and Chicca, E. (2010). "Spike-based learning with a generalized integrate and fire silicon neuron," in International Symposium on Circuits and Systems, ISCAS 2010 (Paris: IEEE), 1951-1954.
46. Izhikevich, E. M. (2003). Simple model of spiking neurons. IEEE Trans. Neural Netw. 14, 1569-1572.
47. Jin, X., Lujan, M, Plana, L. A., Davies, S., Temple, S., and Furber, S. (2010). Modeling spiking neural networks on SpiNNaker. Comput. Sci. Eng. 12, 91-97.
48. Jolivet, R., Lewis, T. J., and Gerstner, W. (2004). Generalized integrate-and-firemodels of neuronal activity approximate spike trains of a detailed model to a high degree of accuracy. J. neurophysiol. 92, 959-976.
49. Koch, C. (1999). Biophysics of Computation: Information Processing in Single Neurons. New York: Oxford University Press.
50. Lazzaro, J., Wawrzynek, J., Mahowald, M., Sivilotti, M., and Gillespie, D. (1993). Silicon auditory processors as computer peripherals. IEEE Trans. Neural Netw. 4, 523-528.
51. Le Masson, G., Renaud, S., Debay, D., and Bal, T. (2002). Feedback inhibition controls spike transfer in hybrid thalamic circuits. Nature 4178, 854-858.
52. Leñero-Bardallo, J. A., Serrano-Gotarredona, T., and Linares-Barranco, B. (2010). A five-decade dynamic-range ambient-light-independent calibrated signed-spatial-contrast AER retina with 0.1-ms latency and optional time-to-first-spike mode. IEEE Trans. Circuits Syst. I 57, 2632-2643.
53. Lévi, T., Lewis, N., Tomas, J., and Fouillat, P. (2008). "IP-based methodology for analog design flow: application on neuromorphic engineering," in 8th IEEE International NEWCAS Conference (Seattle, WA: IEEE), 343-346.
54. Lichtsteiner, P., Posch, C., and Delbruck, T. (2008). A 128 × 128 120dB 15 μs-latency asynchronous temporal contrast vision sensor. IEEE J. Solid State Circuits 43, 566-576.
55. Linares-Barranco, B., Sánchez-Sinencio, E., Rodrígu ez Vázquez, A., and Huertas, J. L. (1991). A CMOS implementation of FitzHugh-Nagumo neuron model. IEEE J. Solid-State Circuits 26, 956-965.
56. Linares-Barranco, B., and Serrano-Gotarredona, T. (2003). On the design and characterization of femtoampere current-mode circuits. IEEE J. Solid-State Circuits 38, 1353-1363.
57. Linares-Barranco, B., Serrano-Gotarredona, T., and Serrano-Gotarredona, R. (2003). Compact low-power calibration mini-DACs for neural massive arrays with programmable weights. IEEE Trans. Neural Netw. 14, 1207-1216.
58. Liu, S.-C., Kramer, J., Indiveri, G., Delbrück, T., Burg, T., and Douglas, R. (2001). Orientation-selective aVLSI spiking neurons. Neural Netw. 14, 629-643.
59. Liu, S.-C., Kramer, J., Indiveri, G., Delbrück, T., and Douglas, R. (2002). Analog VLSI: Circuits and Principles. Cambridge, MA: MIT Press.
60. Livi, P., and Indiveri, G. (2009). "A current-mode conductance-based silicon neuron for address-event neuromorphic systems," in International Symposium on Circuits and Systems, ISCAS 2009 (Taipei: IEEE), 2898-2901.
61. Mahowald, M., and Douglas, R. (1991). A silicon neuron. Nature 354, 515-518.
62. Mak, T. S. T., Rachmuth, G., Lam, K.-P., and Poon, C.-S. (2006). A component-based FPGA design framework for neuronal ion channel dynamics simulations. IEEE Trans. Neural Syst. Rehabil. Eng. 14, 410-418.
63. McCormick, D. A., and Feeser, H. R. (1990). Functional implications of burst firing and single spike activity in lateral geniculate relay neurons. Neuroscience 39, 103-113.
64. Mead, C. A. (1989). Analog VLSI and Neural Systems. Reading, MA: Addison-Wesley.
65. Mead, C. A. (1990). Neuromorphic electronic systems. Proc. IEEE 78, 1629-1636.
66. Mel, B. W. (1994). Information processing in dendritic trees. Neural Comput. 6, 1031-1085.
67. Merolla, P., and Boahen, K. (2004). "A recurrent model of orientation maps with simple and complex cells," in Advances in Neural Information Processing Systems, eds S. A. Solla, T. K. Leen, and K.-R. Müller, Vol. 16 (Vancouver, BC: MIT Press), 995-1002.
68. Merolla, P. A., Arthur, J. V., Shi, B. E., and Boahen, K. A. (2007). Expandable networks for neuromorphic chips. IEEE Trans. Circuits Syst. I, 54, 301-311.
69. Mihalas, S., and Niebur, E. (2009). A generalized linear integrate-and-fire neural model produces diverse spiking behavior. Neural Comput. 21, 704-718.
70. Mitra, S., Fusi, S., and Indiveri, G. (2009). Real-time classification of complex patterns using spike-based learning in neuromorphic VLSI. IEEE Trans. Biomed. Circuits Syst. 3, 32-42.
71. Naud, R., Berger, T., Bathellier, B., Carandini, M., and Gerstner, W. (2009). Quantitative single-neuron modeling: competition 2009. Front. Neur. Conference Abstract: Neuroinformatics 2009, 1-8. doi: 10.3389/conf.neuro.11.2009.08.106
72. Olsson, J. A., and Häfliger, P. (2008). "Mismatch reduction with relative reset in integrate-and-fire photo-pixel array," in Biomedical Circuits and Systems Conference, BIOCAS 2008, (Baltimore, MD: IEEE), 277-280.
73. Pelgrom, M. J. M., Duinmaijer, A. C. J., and Welbers, A. P. G. (1989). Matching properties of MOS transistors. IEEE J. Solid-State Circuits 24, 1433-1440.
74. Transistor analogs of emergent iono-neuronal dynamics
75. Rangan, V., Ghosh, A., Aparin, V., and Cauwenberghs, G. (2010). "Asubthreshold aVLSI implementation of the Izhikevich simple neuron model," In IEEE Engineering in Medicine and Biology Conference EMBC (Buenos Aires: IEEE).
76. Rasche, C., and Douglas, R. J. (2001). Forward- and backpropagation in a silicon dendrite. IEEE Trans. Neural Netw. 12, 386-393.
77. Renaud, S., Tomas, J., Bornat, Y., Daouzli, A., and Saïghi, S. (2007). "Neuromimetic ICs with analog cores: an alternative for simulating spiking neural networks," in International Symposium on Circuits and Systems, ISCAS 2007 (New Orleans, LA: IEEE), 3355-3358.
78. Saighi, S., Bornat, Y., Tomas, J., Le Masson, G., and Renaud, S. (2011). A library of analog operators based on the hodgkin-huxley formalism for the design of tunable, real-time, silicon neurons. IEEE Trans. Biomed. Circuits Syst. 5, 3-19.
79. Sarpeshkar, R. (1998). Analog versus digital: extrapolating from electronics to neurobiology. Neural Comput. 10, 1601-1638.
80. Sarpeshkar, R., Delbrück, T., and Mead, C. A. (1993). White noise in MOS transistors and resistors. IEEE Circuits Device. Mag. 9, 23-29.
81. Schemmel, J., Brüderle, D., Meier, K., and Ostendorf, B. (2007). "Modeling synaptic plasticity within networks of highly accelerated I&F neurons," In International Symposium on Circuits and Systems, ISCAS 2007 (New Orleans, LA: IEEE), 3367-3370.
82. Schemmel, J., Fieres, J., and Meier, K. (2008). "Wafer-scale integration of analog neural networks," in Proceedings of the IEEE International Joint Conference on Neural Networks, Hong Kong, 431-438.
83. Schemmel, J., Grübl, A., Meier, K., and Muller, E. (2006). "Implementing synaptic plasticity in a VLSI spiking neural network model," in International Joint Conference on Neural Networks (IJCNN'06) (Vancouver, BC: IEEE), 1-6.
84. Serrano-Gotarredona, R., Serrano-Gotarredona, T., Acosta-Jimenez, A., Serrano-Gotarredona, C., Perez-Carrasco, J. A., Linares-Barranco. A., Jimenez-Moreno, G., Civit-Ballcels, A., and Linares-Barranco, B. (2008). On real-time AER 2D convolutions hardware for neuromorphic spike based cortical processing. IEEE Trans. Neural Netw. 19, 1196-1219.
85. Serrano-Gotarredona, T., Serrano Gotarredona, R., Acosta-Jimenez, A., and Linares-Barranco, B. (2006). A neuromorphic cortical-layermicrochip for spike-based event processing vision systems. IEEE Trans. Circuits Syst. I 53, 2548-2566.
86. Sheik, S., Stefanini, F., Neftci, E., Chicca, E., and Indiveri, G. (2011). "Systematic configuration and automatic tuning of neuromorphic systems," in International Symposium on Circuits and Systems, ISCAS 2011 (Rio de Janeiro: IEEE), 873-876.
87. Shi, B. E. (2009). The effect of mismatch in current-versus voltage-mode resistive grids. Int. J. Circuit Theory Appl. 37, 53-65.
88. Silver, R., Boahen, K., Grillner, S., Kopell, N., and Olsen, K. L. (2007). Neurotech for neuroscience: unifying concepts, organizing principles, and emerging tools. J. Neurosci. 27, 11807-11819.
89. Tomazou, C., Lidgey, F. J., and Haigh, D. G. (eds). (1990). Analogue IC Design: The Current-Mode Approach. Stevenage, Herts.: Peregrinus.
90. Toumazou, C., Georgiou, J., and Drakakis, E. M. (1998). Current-mode analogue circuit representation of Hodgkin and Huxley neuron equations. IEE Electron. Lett. 34, 1376-1377.
91. van Schaik, A. (2001). Building blocks for electronic spiking neural networks. Neural Netw. 14, 617-628.
92. van Schaik, A., and Jin, C. (2003). "The Tau-Cell: a new method for the implementation of arbitrary differential equations," in International Symposium on Circuits and Systems, ISCAS 2003 (Bangkok: IEEE), 569-572.
93. van Schaik, A., Jin, C., Hamilton, T. J., Mihalas, S., and Niebur, E. (2010a). "A log-domain implementation of the Mihalas-Niebur neuron model," in International Symposium on Circuits and Systems, ISCAS 2010 (Paris: IEEE), 4249-4252.
94. van Schaik, A., Jin, C., and Hamilton. T. J. (2010b). "A log-domain implementation of the Izhikevich neuron model," in International Symposium on Circuits and Systems, ISCAS 2010 (Paris: IEEE), 4253-4256.
95. Vogelstein, R. J., Mallik, U., Vogelstein, J. T., and Cauwenberghs, G. (2007). Dynamically reconfigurable silicon array of spiking neurons with conductance-based synapses. IEEE Trans. Neural Netw. 18, 253-265.
96. Vogelstein, R. J., Tenore, F., Guevremont, L., and Etienne-Cummings, R. (2008). A silicon central pattern generator controls locomotion in vivo. IEEE Trans. Biomed. Circuits Syst. 2, 212-222.
97. Wang, Y., and Liu, S.-C. (2010). Multilayer processing of spatiotemporal spike patterns in a neuron with active dendrites. Neural Comput. 8, 2086-2112.
98. Wijekoon, J. H. B., and Dudek, P. (2008). Compact silicon neuron circuit with spiking and bursting behaviour. Neural Netw. 21, 524-534.
99. Wijekoon, J. H. B., and Dudek, P. (2009). "A CMOS circuit implementation of a spiking neuron with bursting and adaptation on a biological timescale," in Biomedical Circuits and Systems Conference, BIOCAS 2009 (Beijing: IEEE), 193-196.
100. Yu, T., and Cauwenberghs, G. (2010a). Analog VLSI biophysical neurons and synapses with programmable membrane channel kinetics. IEEE Trans. Biomed. Circuits Syst. 4, 139-148.
101. Yu, T., and Cauwenberghs, G. (2010b). "Log-domain time-multiplexed realization of dynamical conductance-based synapses," in International Symposium on Circuits and Systems,.
102. Zou, Q., Bornat, Y., Saighi, S., Tomas, J., Renaud, S., and Destexhe, A. (2006). Analog-digital simulations of full conductance-based networks of spiking neurons. Netw. Comput. Neural Syst. 17, 211-233.