Memory and Information Processing in Neuromorphic Systems

Proceedings of the IEEE

Volumn 103, Issue 8, 2015, Pages 1379-1397

  Indiveri, Giacomo ^a   Liu, Shih Chii ^a  

^a UNIVERSITY OF ZURICH   (Switzerland)

Author keywords

Convolutional networks; deep neural networks (DNNs); event based computation; learning; massively parallel; memristor; neuromorphic computing; plasticity; spiketiming dependent plasticity (STDP); spiking neural network (SNN); VLSI; von Neumann bottleneck

Indexed keywords

BRAIN; MEMORY ARCHITECTURE; NETWORK ARCHITECTURE; NEURAL NETWORKS; NEURONS; PARALLEL PROCESSING SYSTEMS; PLASTICITY;

CONVOLUTIONAL NETWORKS; EVENT-BASED; LEARNING; MASSIVELY PARALLELS; MEMRISTOR; NEUMANN; NEUROMORPHIC COMPUTING; SPIKE TIMING DEPENDENT PLASTICITIES; SPIKING NEURAL NETWORK(SNN); VLSI;

DEEP NEURAL NETWORKS;

EID: 84937212908     PISSN: 00189219     EISSN: 15582256     Source Type: Journal    
DOI: 10.1109/JPROC.2015.2444094     Document Type: Review

References (167)

1. C. Mead, "Neuromorphic electronic systems," Proc. IEEE, vol. 78, no. 10, pp. 1629-1636, Oct. 1990.
2. R. Douglas, M. Mahowald, and C. Mead, "Neuromorphic analogue VLSI," Annu. Rev. Neurosci., vol. 18, pp. 255-281, 1995.
3. G. Indiveri and T. Horiuchi, "Frontiers in neuromorphic engineering," Front. Neurosci., vol. 5, no. 118, 2011, DOI: 10.3389/fnins.2011.00118.
4. E. Chicca, F. Stefanini, C. Bartolozzi, and G. Indiveri, "Neuromorphic electronic circuits for building autonomous cognitive systems," Proc. IEEE, vol. 102, no. 9, pp. 1367-1388, Sep. 2014.
5. S.-C. Liu, T. Delbruck, G. Indiveri, A. Whatley, and R. Douglas, Event-Based Neuromorphic Systems. New York, NY, USA: Wiley, 2014.
6. J. Backus, "Can programming be liberated from the von Neumann style?: A functional style and its algebra of programs," Commun. ACM, vol. 21, no. 8, pp. 613-641, 1978.
7. S. Habenschuss, Z. Jonke, and W. Maass, "Stochastic computations in cortical microcircuit models," PLoS Comput. Biol., vol. 9, no. 11, 2013, Art. ID. e1003311.
8. W. Maass, "Noise as a resource for computation and learning in networks of spiking neurons," Proc. IEEE, vol. 102, no. 5, pp. 860-880, May 2014.
9. C. Mead, Analog VLSI and Neural Systems. Reading, MA, USA: Addison-Wesley, 1989.
10. E. Fragnière, A. van Schaik, and E. Vittoz, "Design of an analogue VLSI model of an active cochlea," J. Analog Integr. Circuits Signal Process., vol. 13, no. 1/2, pp. 19-35, May 1997.
11. T. Horiuchi and C. Koch, "Analog VLSI-based modeling of the primate oculomotor system," Neural Comput., vol. 11, no. 1, pp. 243-265, Jan. 1999.
12. S.-C. Liu, J. Kramer, G. Indiveri, T. Delbruck, and R. Douglas, Analog VLSI: Circuits and Principles. Cambridge, MA, USA: MIT Press, 2002.
13. K. Boahen, "Neuromorphic microchips," Sci. Amer., vol. 292, no. 5, pp. 56-63, 2005.
14. R. Sarpeshkar, "Brain power - Borrowing from biology makes for low power computing - Bionic ear," IEEE Spectrum, vol. 43, no. 5, pp. 24-29, May 2006.
15. S. H. Jo et al., "Nanoscale memristor device as synapse in neuromorphic systems," Nano Lett., vol. 10, no. 4, pp. 1297-1301, 2010.
16. K. Kim et al., "A functional hybrid memristor crossbar-array/CMOS system for data storage and neuromorphic applications," Nano Lett., vol. 12, no. 1, pp. 389-395, 2011.
17. S. Yu et al., "A low energy oxide-based electronic synaptic device for neuromorphic visual systems with tolerance to device variation," Adv. Mater., vol. 25, no. 12, pp. 1774-1779, 2013.
18. M. Suri et al., "Bio-inspired stochastic computing using binary CBRAM synapses," IEEE Trans. Electron Devices, vol. 60, no. 7, pp. 2402-2409, Jul. 2013.
19. S. Kim et al., "Experimental demonstration of a second-order memristor and its ability to biorealistically implement synaptic plasticity," Nano Lett., vol. 15, no. 3, pp. 2203-2211, 2015.
20. S. Saighi et al., "Plasticity in memristive devices," Front. Neurosci., vol. 9, no. 51, 2015, DOI: 10.3389/fnins.2015.00051.
21. P. A. Merolla et al., "A million spiking-neuron integrated circuit with a scalable communication network and interface," Science, vol. 345, no. 6197, pp. 668-673, Aug. 2014.
22. S. Furber, F. Galluppi, S. Temple, and L. Plana, "The SpiNNaker project," Proc. IEEE, vol. 102, no. 5, pp. 652-665, May 2014.
23. T. Pfeil et al., "Six networks on a universal neuromorphic computing substrate," Front. Neurosci., vol. 7, 2013, DOI: 10.3389/fnins.2013.00011.
24. B. Rajendran et al., "Specifications of nanoscale devices and circuits for neuromorphic computational systems," IEEE Trans. Electron Devices, vol. 60, no. 1, pp. 246-253, Jan. 2013.
25. B. V. Benjamin et al., "Neurogrid: A mixed-analog-digital multichip system for large-scale neural simulations," Proc. IEEE, vol. 102, no. 5, pp. 699-716, May 2014.
26. A. Hodgkin and A. Huxley, "A quantitative description of membrane current and its application to conduction and excitation in nerve," J. Physiol., vol. 117, pp. 500-544, 1952.
27. P. O'Connor, D. Neil, S.-C. Liu, T. Delbruck, and M. Pfeiffer, "Real-time classification and sensor fusion with a spiking deep belief network," Front. Neurosci., vol. 7, no. 178, 2013, DOI: 10.3389/fnins.2013.00178.
28. S.-C. Liu and T. Delbruck, "Neuromorphic sensory systems," Current Opinion Neurobiol., vol. 20, no. 3, pp. 288-295, 2010.
29. F. Corradi and G. Indiveri, "A neuromorphic event-based neural recording system for smart brain-machine-interfaces," IEEE Trans. Biomed. Circuits Syst., 2015, to be published.
30. C. Bartolozzi et al., "Embedded neuromorphic vision for humanoid robots," in Proc. IEEE Comput. Soc. Conf. Comput. Vis. Pattern Recognit., Jun. 2011, pp. 129-135.
31. J. Schemmel et al., "A wafer-scale neuromorphic hardware system for large-scale neural modeling," in Proc. IEEE Int. Symp. Circuits Syst., 2010, pp. 1947-1950.
32. R. Cavin, J. Hutchby, V. Zhirnov, J. Brewer, and G. Bourianoff, "Emerging research architectures," Computer, vol. 41, no. 5, pp. 33-37, May 2008.
33. th Int. Conf. VLSI Design, Jan. 1997, pp. 261-267.
34. G. Amdahl, "Validity of the single processor approach to achieving large scale computing capabilities," in Proc. AFIPS Spring Joint Comput. Conf., 1967, pp. 483-485.
35. M. Hill and M. Marty, "Amdahl's law in the multicore era," IEEE Computer, vol. 41, no. 7, pp. 33-38, Jul. 2008.
36. A. Cassidy and A. Andreou, "Beyond Amdahl's law: An objective function that links multiprocessor performance gains to delay and energy," IEEE Trans. Comput., vol. 61, no. 8, pp. 1110-1126, Aug. 2012.
37. R. Brette and D. Goodman, "Simulating spiking neural networks on GPU," Network, Comput. Neural Syst., vol. 23, no. 4, pp. 167-182, 2012.
38. D. Cirean, U. Meier, L. Gambardella, and J. Schmidhuber, "Deep, big, simple neural nets for handwritten digit recognition," Neural Comput., vol. 22, no. 12, pp. 3207-3220, 2010.
39. J. Nageswaran, N. Dutt, J. Krichmar, A. Nicolau, and A. Veidenbaum, "A configurable simulation environment for the efficient simulation of large-scale spiking neural networks on graphics processors," Neural Netw., vol. 22, no. 5/6, pp. 791-800, 2009.
40. F. Conti and L. Benini, "A ultra-low-energy convolution engine for fast brain-inspired vision in multicore clusters," in Proc. Design Autom. Test Eur. Conf. Exhibit., 2015, pp. 683-688.
41. L. Camunas-Mesa et al., "An event-driven multi-kernel convolution processor module for event-driven vision sensors," IEEE J. Solid-State Circuits, vol. 47, no. 2, pp. 504-517, Feb. 2012.
42. th Int. Midwest Symp. Circuits Syst., Aug. 2012, pp. 1044-1047.
43. D. Neil and S.-C. Liu, "Minitaur, an event-driven FPGAbased spiking network accelerator," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 22, no. 12, pp. 2621-2628, Dec. 2014.
44. V. Gokhale, J. Jin, A. Dundar, B. Martini, and E. Culurciello, "A 240 g-ops/s mobile coprocessor for deep neural networks," in Proc. IEEE Conf. Comput. Vis. Pattern Recognit., Jun. 2014, pp. 696-701.
45. J. Schmidhuber, "Deep learning in neural networks: An overview," Neural Netw., vol. 61, pp. 85-117, Jan. 2015.
46. C. Farabet, C. Couprie, L. Najman, and Y. LeCun, "Learning hierarchical features for scene labeling," IEEE Trans. Pattern Anal. Mach. Intell., vol. 35, no. 8, pp. 1915-1929, Aug. 2013.
47. D. Hubel and T. Wiesel, "Receptive fields, binocular interaction and functional architecture in the cat's visual cortex," J. Physiol., vol. 160, pp. 106-154, 1962.
48. K. Fukushima, "Artificial vision by multi-layered neural networks: Neocognitron and its advances," Neural Netw., vol. 37, pp. 103-119, 2013.
49. D. Marr, Vision, A Computational Investigation Into the Human Representation and Processing of Visual Information. San Francisco, CA, USA: Freeman, 1982.
50. Y. LeCun, L. Bottou, Y. Bengio, and P. Haffner, "Gradient-based learning applied to document recognition," Proc. IEEE, vol. 86, no. 11, pp. 2278-2324, Nov. 1998.
51. M. Riesenhuber and T. Poggio, "Hierarchical models of object recognition in cortex," Nature Neurosci., vol. 2, no. 11, pp. 1019-1025, 1999.
52. C. Brandli, R. Berner, M. Yang, S.-C. Liu, and T. Delbruck, "A 240 x 180 130 dB 3μs latency global shutter spatiotemporal vision sensor," IEEE J. Solid-State Circuits, vol. 49, no. 10, pp. 2333-2341, Oct. 2014.
53. P. Lichtsteiner, C. Posch, and T. Delbruck, "A 128 x 128 120 dB 15 μs latency asynchronous temporal contrast vision sensor," IEEE J. Solid-State Circuits, vol. 43, no. 2, pp. 566-576, Feb. 2008.
54. T. Serrano-Gotarredona and B. Linares-Barranco, "A 128 x 128 1.5% contrast sensitivity 0.9% FPN 3 μs latency 4 mW asynchronous frame-free dynamic vision sensor using transimpedance preamplifiers," IEEE J. Solid-State Circuits, vol. 48, no. 3, pp. 827-838, Mar. 2013.
55. C. Posch, D. Matolin, and R. Wohlgenannt, "A QVGA 143 dB dynamic range frame-free PWM image sensor with lossless pixel-level video compression and time-domain CDS," IEEE J. Solid-State Circuits, vol. 46, no. 1, pp. 259-275, Jan. 2011.
56. C. Farabet et al., "Neuflow: A runtime reconfigurable dataflow processor for vision," in Proc. IEEE Comput. Soc. Conf. Comput. Vis. Pattern Recognit., 2011, pp. 109-116.
57. A. Dundar, J. Jin, V. Gokhale, B. Martini, and E. Culurciello, "Memory access optimized scheduling scheme for DCNNs on a mobile processor," in Proc. IEEE High Performance Extreme Comput. Conf., 2014, DOI: 10.1109/HPEC.2014.7040963.
58. T. Serrano-Gotarredona, A. Andreou, and B. Linares-Barranco, "AER image filtering architecture for vision processing systems," IEEE Trans. Circuits Syst. I, Fund. Theory Appl., vol. 46, no. 9, pp. 1064-1071, Sep. 1999.
59. L. Camunas-Mesa, A. Acosta-Jimenez, T. Serrano-Gotarredona, and B. Linares-Barranco, "A 32x 32 pixel convolution processor chip for address event vision sensors with 155 ns event latency and 20 Meps throughput," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 58, no. 4, pp. 777-790, Apr. 2011.
60. C. Zamarreño-Ramos, A. Linares-Barranco, T. Serrano-Gotarredona, and B. Linares-Barranco, "Multicasting mesh AER: A scalable assembly approach for reconfigurable neuromorphic structured AER systems. Application to ConvNets," IEEE Trans. Biomed. Circuits Syst., vol. 7, no. 1, pp. 82-102, Feb. 2013.
61. G. Hinton, S. Osindero, and Y. Teh, "A fast learning algorithm for deep belief nets," Neural Comput., vol. 18, no. 7, pp. 1527-1554, 2006.
62. Y. LeCun, "The MNIST database of handwritten digits," May 2012. [Online]. Available: http://yann.lecun.com/exdb/mnist/
63. A. Majumdar, S. Cadambi, M. Becchi, S. Chakradhar, and H. Graf, "A massively parallel, energy efficient programmable accelerator for learning and classification," ACM Trans. Architect. Code Optim., vol. 9, no. 1, pp. 6:1-6:30, Mar. 2012.
64. A. Cassidy, J. Georgiou, and A. Andreou, "Design of silicon brains in the nano-CMOS era: Spiking neurons, learning synapses and neural architecture optimization," Neural Netw., vol. 45, pp. 4-26, 2013.
65. R. Wang et al., "An FPGA implementation of a polychronous spiking neural network with delay adaptation," Front. Neurosci., vol. 7, 2013, DOI: 10.3389/fnins.2013.00014.
66. L. Maguire et al., "Challenges for large-scale implementations of spiking neural networks on FPGAs," Neurocomputing, vol. 71, no. 1, pp. 13-29, 2007.
67. th Asia South Pacific Design Autom. Conf., Jan. 2014, pp. 578-585.
68. M. Mahowald, An Analog VLSI System for Stereoscopic Vision. Boston, MA, USA: Kluwer, 1994.
69. S. Deiss, R. Douglas, and A. Whatley, "A pulse-coded communications infrastructure for neuromorphic systems," in Pulsed Neural Networks, W. Maass and C. Bishop, Eds. Cambridge, MA, USA: MIT Press, 1998, pp. 157-178.
70. K. Boahen, "Point-to-point connectivity between neuromorphic chips using address-events," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 47, no. 5, pp. 416-434, May 2000.
71. S. Choudhary et al., "Silicon neurons that compute," in Artificial Neural Networks and Machine Learning - ICANN 2012, vol. 7552, A. Villa, W. Duch, P. Érdi, F. Masulli, and G. Palm, Eds. Berlin, Germany: Springer-Verlag, 2012, pp. 121-128.
72. K. Boahen and A. Andreou, "A contrast sensitive silicon retina with reciprocal synapses," in Advances in Neural Information Processing Systems (NIPS), vol. 4, J. Moody, S. Hanson, and R. Lippman, Eds. Cambridge, MA, USA: MIT Press, 1992, pp. 764-772.
73. T. Binzegger, R. Douglas, and K. Martin, "A quantitative map of the circuit of cat primary visual cortex," J. Neurosci., vol. 24, no. 39, pp. 8441-8453, 2004.
74. J. Dethier et al., "A brain-machine interface operating with a real-time spiking neural network control algorithm," in Advances in Neural Information Processing Systems (NIPS), vol. 24, J. Shawe-Taylor, R. Zemel, P. Bartlett, F. Pereira, and K. Weinberger, Eds. Cambridge, MA, USA: MIT Press, 2011, pp. 2213-2221.
75. th IEEE RAS EMBS Int. Conf. Biomed. Robot. Biomechatron., Aug. 2014, pp. 181-186.
76. Brain-inspired Multiscale Computation in Neuromorphic Hybrid Systems (BrainScaleS), FP7 269921 EU Grant, 2011-2015.
77. J. Schemmel, D. Brüderle, K. Meier, and B. Ostendorf, "Modeling synaptic plasticity within networks of highly accelerated I&F neurons," in Proc. IEEE Int. Symp. Circuits Syst., 2007, pp. 3367-3370.
78. D. Feldman, "Synaptic mechanisms for plasticity in neocortex," Annu. Rev. Neurosci., vol. 32, pp. 33-55, 2009.
79. J. Hopfield, "Neural networks and physical systems with emergent collective computational abilities," Proc. Nat. Acad. Sci., vol. 79, no. 8, pp. 2554-2558, 1982.
80. D. Amit, Modeling Brain Function: The World of Attractor Neural Networks. Cambridge, U.K.: Cambridge Univ. Press, 1992.
81. A. Renart, P. Song, and X.-J. Wang, "Robust spatial working memory through homeostatic synaptic scaling in heterogeneous cortical networks," Neuron, vol. 38, pp. 473-485, May 2003.
82. E. Rolls, "Attractor networks," Wiley Interdisciplinary Rev., Cogn. Sci., vol. 1, no. 1, pp. 119-134, 2010.
83. R. Lamprecht and J. LeDoux, "Structural plasticity and memory," Nature Rev. Neurosci., vol. 5, no. 1, pp. 45-54, 2004.
84. E. Maguire et al., "Navigation-related structural change in the hippocampi of taxi drivers," Proc. Nat. Acad. Sci. USA, vol. 97, no. 8, pp. 4389-4403, Apr. 2000.
85. G. Turrigiano and S. Nelson, "Homeostatic plasticity in the developing nervous system," Nature Rev. Neurosci., vol. 5, pp. 97-107, Feb. 2004.
86. R. Zucker and W. Regehr, "Short-term synaptic plasticity," Annu. Rev. Physiol., vol. 64, pp. 355-405, 2002.
87. D. Buonomano, "Decoding temporal information: A model based on short-term synaptic plasticity," J. Neurosci., vol. 20, pp. 1129-1141, 2000.
88. L. Abbott, K. Sen, J. Varela, and S. Nelson, "Synaptic depression and cortical gain control," Science, vol. 275, no. 5297, pp. 220-223, 1997.
89. D. Hebb, The Organization of Behavior. New York, NY, USA: Wiley, 1949.
90. H. Markram, W. Gerstner, and P. Sjöström, "Spike-timing-dependent plasticity: A comprehensive overview," Front. Synaptic Neurosci., vol. 4, no. 2, 2012, DOI: 10.3389/fnsyn.2012.00002.
91. M. R. Azghadi, N. Iannella, S. Al-Sarawi, G. Indiveri, and D. Abbott, "Spike-based synaptic plasticity in silicon: Design, implementation, application, challenges," Proc. IEEE, vol. 102, no. 5, pp. 717-737, May 2014, 0018-9219.
92. T. Serrano-Gotarredona, T. Masquelier, T. Prodromakis, G. Indiveri, and B. Linares-Barranco, "STDP and STDP variations with memristors for spiking neuromorphic learning systems," Front. Neurosci., vol. 7, no. 2, 2013, DOI: 10.3389/fnins.2013.00002.
93. H. Markram, J. Lübke, M. Frotscher, and B. Sakmann, "Regulation of synaptic efficacy by coincidence of postsynaptic APs and EPSPs," Science, vol. 275, pp. 213-215, 1997.
94. L. Abbott and S. Nelson, "Synaptic plasticity: Taming the beast," Nature Neurosci., vol. 3, pp. 1178-1183, Nov. 2000.
95. J. Gjorgjieva, C. Clopath, J. Audet, and J.-P. Pfister, "A triplet spike-timing-dependent plasticity model generalizes the Bienenstock-Cooper-Munro rule to higher-order spatiotemporal correlations," Proc. Nat. Acad. Sci., vol. 108, no. 48, pp. 19 383-19 388, 2011.
96. S. Fusi, "Hebbian spike-driven synaptic plasticity for learning patterns of mean firing rates," Biol. Cybern., vol. 87, pp. 459-470, 2002.
97. M. Graupner and N. Brunel, "Calcium-based plasticity model explains sensitivity of synaptic changes to spike pattern, rate, dendritic location," Proc. Nat. Acad. Sci., vol. 109, pp. 3991-3996, 2012.
98. P. Sjöström, G. Turrigiano, and S. Nelson, "Rate, timing, cooperativity jointly determine cortical synaptic plasticity," Neuron, vol. 32, no. 6, pp. 1149-1164, Dec. 2001.
99. B. Nessler, M. Pfeiffer, and W. Maass, "Bayesian computation emerges in generic cortical microcircuits through spike-timing-dependent plasticity," PLoS Comput. Biol., vol. 9, no. 4, 2013, Art. ID. e1003037.
100. S. Fusi, P. Drew, and L. Abbott, "Cascade models of synaptically stored memories," Neuron, vol. 45, pp. 599-611, 2005.
101. G. Indiveri, E. Chicca, and R. Douglas, "Artificial cognitive systems: From VLSI networks of spiking neurons to neuromorphic cognition," Cogn. Comput., vol. 1, pp. 119-127, 2009.
102. A. Yuille and G. Geiger, Winner-Take-All Networks. Cambridge, MA, USA: MIT Press, 2003, pp. 1228-1231.
103. R. Douglas, C. Koch, M. Mahowald, K. Martin, and H. Suarez, "Recurrent excitation in neocortical circuits," Science, vol. 269, pp. 981-985, 1995.
104. R. Douglas and K. Martin, "Recurrent neuronal circuits in the neocortex," Current Biol., vol. 17, no. 13, pp. R496-R500, 2007.
105. W. Maass, "On the computational power of winner-take-all," Neural Comput., vol. 12, no. 11, pp. 2519-2535, 2000.
106. R. Douglas and K. Martin, "Neural circuits of the neocortex," Annu. Rev. Neurosci., vol. 27, pp. 419-451, 2004.
107. Y. Sandamirskaya, "Dynamic neural fields as a step toward cognitive neuromorphic architectures," Front. Neurosci., vol. 7, 2013, DOI: 10.3389/fnins.2013.00276.
108. G. Schöner, "Dynamical systems approaches to cognition," in Cambridge Handbook of Computational Cognitive Modeling, R. Sun, Ed. Cambridge, U.K.: Cambridge Univ. Press, 2007, pp. 101-126.
109. G. Indiveri, T. Horiuchi, E. Niebur, and R. Douglas, "A competitive network of spiking VLSI neurons," in World Congress on Neuroinformatics, F. Rattay, Ed. Vienna, Austria: ARGESIM/ASIM-Verlag, 2001, pp. 443-455.
110. E. Chicca, "A Neuromorphic VLSI System for modeling spike-based cooperative competitive neural networks," Ph.D. dissertation, Dept. Phys., ETH Zürich, Zürich, Switzerland, Apr. 2006.
111. M. Oster, R. Douglas, and S.-C. Liu, "Computation with spikes in a winner-take-all network," Neural Comput., vol. 21, pp. 2437-2465, 2009.
112. E. Chicca et al., "A VLSI recurrent network of integrate-and-fire neurons connected by plastic synapses with long term memory," IEEE Trans. Neural Netw., vol. 14, no. 5, pp. 1297-1307, Sep. 2003.
113. M. Giulioni et al., "Robust working memory in an asynchronously spiking neural network realized in neuromorphic VLSI," Front. Neurosci., vol. 5, no. 149, 2012, DOI: 10.3389/fnins.2011.00149.
114. C. Rasche and R. Hahnloser, "Silicon synaptic depression," Biol. Cybern., vol. 84, no. 1, pp. 57-62, 2001.
115. M. Boegerhausen, P. Suter, and S.-C. Liu, "Modeling short-term synaptic depression in silicon," Neural Comput., vol. 15, no. 2, pp. 331-348, Feb. 2003.
116. J. Bill et al., "Compensating inhomogeneities of neuromorphic VLSI devices via short-term synaptic plasticity," Front. Comput. Neurosci., vol. 4, 2010, DOI: 10.3389/fncom.2010.00129.
117. M. Noack, C. Mayr, J. Partzsch, and R. Schuffny, "Synapse dynamics in CMOS derived from a model of neurotransmitter release," in Proc. IEEE Eur. Conf. Circuit Theory Design, 2011, pp. 198-201.
118. T. Ohno et al., "Short-term plasticity and long-term potentiation mimicked in single inorganic synapses," Nature Mater., vol. 10, no. 8, pp. 591-595, 2011.
119. T. Dowrick, S. Hall, and L. Mcdaid, "Silicon-based dynamic synapse with depressing response," IEEE Trans. Neural Netw. Learn. Syst., vol. 23, no. 10, pp. 1513-1525, Oct. 2012.
120. G. Indiveri, "Neuromorphic bistable VLSI synapses with spike-timing-dependent plasticity," in Advances in Neural Information Processing Systems (NIPS), vol. 15. Cambridge, MA, USA: MIT Press, Dec. 2003, pp. 1091-1098.
121. A. Bofill-i-Petit and A. Murray, "Synchrony detection and amplification by silicon neurons with STDP synapses," IEEE Trans. Neural Netw., vol. 15, no. 5, pp. 1296-1304, Sep. 2004.
122. H. Riis and P. Hafliger, "Spike based learning with weak multi-level static memory," in Proc. IEEE Int. Symp. Circuits Syst., 2004, pp. 393-396.
123. G. Indiveri, E. Chicca, and R. Douglas, "A VLSI array of low-power spiking neurons and bistable synapses with spike-timing dependent plasticity," IEEE Trans. Neural Netw., vol. 17, no. 1, pp. 211-221, Jan. 2006.
124. J. Arthur and K. Boahen, "Learning in silicon: Timing is everything," in Advances in Neural Information Processing Systems (NIPS), vol. 20, Y. Weiss, B. Schölkopf, and J. Platt, Eds. Cambridge, MA, USA: MIT Press, 2008, pp. 1401-1408.
125. S. Mitra, S. Fusi, and G. Indiveri, "Real-time classification of complex patterns using spike-based learning in neuromorphic VLSI," IEEE Trans. Biomed. Circuits Syst., vol. 3, no. 1, pp. 32-42, Feb. 2009.
126. M. Giulioni, M. Pannunzi, D. Badoni, V. Dante, and P. Del Giudice, "Classification of correlated patterns with a configurable analog VLSI neural network of spiking neurons and self-regulating plastic synapses," Neural Comput., vol. 21, no. 11, pp. 3106-3129, 2009.
127. S. Bamford, A. Murray, and D. Willshaw, "Spike-timing-dependent plasticity with weight dependence evoked from physical constraints," IEEE Trans. Biomed. Circuits Syst., vol. 6, no. 4, pp. 385-398, Aug. 2012.
128. S. Ramakrishnan, R. Wunderlich, and P. Hasler, "Neuron array with plastic synapses and programmable dendrites," in Proc. IEEE Biomed. Circuits Syst. Conf., Nov. 2012, pp. 400-403.
129. C. Bartolozzi and G. Indiveri, "Global scaling of synaptic efficacy: Homeostasis in silicon synapses," Neurocomputing, vol. 72, no. 4-6, pp. 726-731, Jan. 2009.
130. G. Rovere, Q. Ning, C. Bartolozzi, and G. Indiveri, "Ultra low leakage synaptic scaling circuits for implementing homeostatic plasticity in neuromorphic architectures," in Proc. IEEE Int. Symp. Circuits Syst., 2014, pp. 2073-2076.
131. S. Hussain, S.-C. Liu, and A. Basu, "Improved margin multiclass classification using dendritic neurons with morphological learning," in Proc. IEEE Int. Symp. Circuits Syst., Jun. 2014, pp. 2640-2643.
132. D. Fasnacht and G. Indiveri, "A PCI based high-fanout AER mapper with 2 GiB RAM look-up table, 0.8s latency and 66 MHz output event-rate," in Proc. Conf. Inf. Sci. Syst., Mar. 2011, DOI: 10.1109/CISS.2011.5766102.
133. E. Chicca et al., "A multi-chip pulse-based neuromorphic infrastructure and its application to a model of orientation selectivity," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 54, no. 5, pp. 981-993, May 2007.
134. N. Qiao et al., "A re-configurable on-line learning spiking neuromorphic processor comprising 256 neurons and 128k synapses," Front. Neurosci., vol. 9, no. 141, 2015, DOI: 10.3389/fnins.2015.00141.
135. J. Brader, W. Senn, and S. Fusi, "Learning real world stimuli in a neural network with spike-driven synaptic dynamics," Neural Comput., vol. 19, pp. 2881-2912, 2007.
136. P. Livi and G. Indiveri, "A current-mode conductance-based silicon neuron for address-event neuromorphic systems," in Proc. IEEE Int. Symp. Circuits Syst., May 2009, pp. 2898-2901.
137. C. Rossant, D. Goodman, J. Platkiewicz, and R. Brette, "Automatic fitting of spiking neuron models to electrophysiological recordings," Front. Neuroinf., 2010, DOI: 10.3389/neuro.11.002.2010.
138. R. Brette and W. Gerstner, "Adaptive exponential integrate-and-fire model as an effective description of neuronal activity," J. Neurophysiol., vol. 94, pp. 3637-3642, 2005.
139. G. Turrigiano, "The self-tuning neuron: Synaptic scaling of excitatory synapses," Cell, vol. 135, no. 3, pp. 422-435, 2008.
140. C. Bartolozzi and G. Indiveri, "Synaptic dynamics in analog VLSI," Neural Comput., vol. 19, no. 10, pp. 2581-2603, Oct. 2007.
141. T. Delbruck, R. Berner, P. Lichtsteiner, and C. Dualibe, "32-bit configurable bias current generator with sub-offcurrent capability," in Proc. IEEE Int. Symp. Circuits Syst., 2010, pp. 1647-1650.
142. E. Neftci et al., "Synthesizing cognition in neuromorphic electronic systems," Proc. Nat. Acad. Sci., vol. 110, no. 37, pp. E3468-E3476, 2013.
143. G. Indiveri, B. Linares-Barranco, R. Legenstein, G. Deligeorgis, and T. Prodromakis, "Integration of nanoscale memristor synapses in neuromorphic computing architectures," Nanotechnology, vol. 24, no. 38, 2013, Art. ID. 384010.
144. S. Yu, Y. Wu, R. Jeyasingh, D. Kuzum, and H.-S. Wong, "An electronic synapse device based on metal oxide resistive switching memory for neuromorphic computation," IEEE Trans. Electron Devices, vol. 58, no. 8, pp. 2729-2737, Aug. 2011.
145. E. Linn, R. Rosezin, C. Kügeler, and R. Waser, "Complementary resistive switches for passive nanocrossbar memories," Nature Mater., vol. 9, no. 5, pp. 403-406, 2010.
146. K. C. Chun et al., "A scaling roadmap and performance evaluation of in-plane and perpendicular MTJ based STT-MRAMs for high-density cache memory," IEEE J. Solid-State Circuits, vol. 48, no. 2, pp. 598-610, Feb. 2013.
147. A. Vincent et al., "Spin-transfer torque magnetic memory as a stochastic memristive synapse," in Proc. IEEE Int. Symp. Circuits Syst., 2014, pp. 1074-1077.
148. N. Locatelli, V. Cros, and J. Grollier, "Spin-torque building blocks," Nature Mater., vol. 13, no. 1, pp. 11-20, 2014.
149. A. Chanthbouala et al., "A ferroelectric memristor," Nature Mater., vol. 11, no. 10, pp. 860-864, 2012.
150. M. Suri et al., "Physical aspects of low power synapses based on phase change memory devices," J. Appl. Phys., vol. 112, no. 5, 2012, Art. ID. 054904.
151. D. Kuzum, R.-G.-D. Jeyasingh, B. Lee, and H.-S. P. Wong, "Nanoelectronic programmable synapses based on phase change materials for brain-inspired computing," Nano Lett., vol. 12, no. 5, pp. 2179-2186, 2012.
152. M. Wimmer and M. Salinga, "The gradual nature of threshold switching," New J. Phys., vol. 16, no. 11, 2014, Art. ID. 113044.
153. R. Brette et al., "Simulation of networks of spiking neurons: A review of tools and strategies," J. Comput. Neurosci., vol. 23, no. 3, pp. 349-398, Dec. 2007.
154. M. Richert, J. Nageswaran, N. Dutt, and J. Krichmar, "An efficient simulation environment for modeling large-scale cortical processing," Front. Neuroinf., vol. 5, 2011, DOI: 10.3389/fninf.2011.00019.
155. H. Markram, "The blue brain project," Nature Rev. Neurosci., vol. 7, pp. 153-160, 2006.
156. Y. Frégnac and G. Laurent, "Neuroscience: Where is the brain in the Human Brain Project?" Nature, vol. 513, 2014, DOI: 10. 1038/513027a.
157. M. Prezioso et al., "Training and operation of an integrated neuromorphic network based on metal-oxide memristors," Nature, vol. 521, no. 7550, pp. 61-64, 2015.
158. J. M. Allman, Evolving Brains. New York, NY, USA: Scientific American Library, 2000.
159. P. Churchland and T. Sejnowski, The Computational Brain. Cambridge, MA, USA: MIT Press, 1992.
160. U. Rutishauser and R. Douglas, "State-dependent computation using coupled recurrent networks," Neural Comput., vol. 21, pp. 478-509, 2009.
161. D. Van Essen, C. Anderson, and D. Felleman, "Information processing in the primate visual system - An integrated systems perspective," Science, vol. 255, pp. 419-423, 1992.
162. R. Douglas and K. Martin, "Behavioral architecture of the cortical sheet," Current Biol., vol. 22, no. 24, pp. R1033-R1038, 2012.
163. D. Muir et al., "Embedding of cortical representations by the superficial patch system," Cerebral Cortex, vol. 21, no. 10, pp. 2244-2260, 2011.
164. N. Markov and H. Kennedy, "The importance of being hierarchical," Current Opinion Neurobiol., vol. 23, no. 2, pp. 187-194, 2013.
165. S. Moradi, G. Indiveri, N. Qiao, and F. Stefanini, "Networks and hierarchical routing fabrics with heterogeneous memory structures for scalable event-driven computing systems," Eur. Patent Appl. EP 15/165272, Apr. 2015.
166. The Capo Caccia Workshops Toward Cognitive Neuromorphic Engineering. [Online]. Available: http://capocaccia.ethz.ch.
167. Telluride Neuromorphic Cognition Engineering Workshop. [Online]. Available: http://ine-web.org/workshops/workshopsoverview.