Programming Protocol Optimization for Analog Weight Tuning in Resistive Memories

IEEE Electron Device Letters

Volumn 36, Issue 11, 2015, Pages 1157-1159

  Gao, Ligang ^a   Chen, Pai Yu ^a   Yu, Shimeng ^a  

^a Arizona State University   (United States)

Author keywords

multilevel; programming scheme; RRAM

Indexed keywords

STOCHASTIC MODELS; STOCHASTIC SYSTEMS;

FAST CONVERGENCE; FILAMENT FORMATION; MULTILEVEL; OPTIMIZATION PROGRAMMING; PROTOCOL OPTIMIZATION; RESISTIVE MEMORY; RRAM; STOCHASTIC NATURE;

RANDOM ACCESS STORAGE;

EID: 84946552385     PISSN: 07413106     EISSN: None     Source Type: Journal    
DOI: 10.1109/LED.2015.2481819     Document Type: Article

References (13)

1. H.-S. P. Wong, H.-Y. Lee, S. Yu, Y.-S. Chen, Y. Wu, P.-S. Chen, B. Lee, F. T. Chen, and M.-J. Tsai, "Metal-oxide RRAM," Proc. IEEE, vol. 100, no. 6, pp. 1951-1970, Jun. 2012. DOI: 10.1109/JPROC.2012.2190369
2. S. H. Jo, T. Chang, I. Ebong, B. B. Bhadviya, P. Mazumder, and W. Lu, "Nanoscale memristor device as synapse in neuromorphic systems," Nano Lett., vol. 10, no. 4, pp. 1297-1301, 2010. DOI: 10.1021/nl904092h
3. M. Prezioso, F. Merrikh-Bayat, B. D. Hoskins, G. C. Adam, K. K. Likharev, and D. B. Strukov, "Training and operation of an integrated neuromorphic network based on metal-oxide memristors," Nature, vol. 521, pp. 61-64, 2015. DOI: 10.1038/nature14441
4. D. Garbin, O. Bichler, E. Vianello, Q. Rafhay, C. Gamrat, L. Perniola, G. Ghibaudo, and B. DeSalvo, "Variability-tolerant convolutional neural network for pattern recognition applications based on OxRAM synapses," in Proc. IEEE Int. Electron Devices Meeting, Dec. 2014, pp. 28.4.1-28.4.4. DOI: 10.1109/IEDM.2014.7047126
5. S. Park, H. Kim, M. Choo, J. Noh, A. Sheri, S. Jung, K. Seo, J. Park, S. Kim, W. Lee, J. Shin, D. Lee, G. Choi, J. Woo, E. Cha, J. Jang, C. Park, M. Jeon, B. Lee, B. H. Lee, and H. Hwang, "RRAM-based synapse for neuromorphic system with pattern recognition function," in Proc. IEEE Int. Electron Devices Meeting, Dec. 2012, pp. 10.2.1-10.2.4. DOI: 10.1109/IEDM.2012.6479016
6. D. Kuzum, S. Yu, and H.-S. P. Wong, "Synaptic electronics: Materials, devices and applications," Nanotechnology, vol. 24, no. 38, p. 382001, 2013. DOI: 10.1088/0957-4484/24/38/382001
7. F. Alibart, L. Gao, B. D. Hoskins, and D. B. Strukov, "High precision tuning of state for memristive devices by adaptable variationtolerant algorithm," Nanotechnology, vol. 23, no. 7, p. 075201, 2012. DOI: 10.1088/0957-4484/23/7/075201
8. L. Gao and S. Yu, "Programming protocol optimization for analog weight tuning in resistive memories," in Proc. 73rd Annu. Device Res. Conf. (DRC), Jun. 2015, p. 184. DOI: 10.1109/DRC.2015.7175619
9. R. Fang, W. Chen, L. Gao, W. Yu, and S. Yu, "Low-temperature characteristics of HfOx-based resistive random access memory," IEEE Electron Device Lett., vol. 36, no. 6, pp. 567-569, Jun. 2015. DOI: 10.1109/LED.2015.2420665
10. S. Yu, Y. Wu, and H.-S. P. Wong, "Investigating the switching dynamics and multilevel capability of bipolar metal oxide resistive switching memory," Appl. Phys. Lett., vol. 98, no. 10, p. 103514, 2011. DOI: 10.1063/1.3564883
11. X. Guan, S. Yu, and H.-S. P. Wong, "A SPICE compact model of metal oxide resistive switching memory with variations," IEEE Electron Device Lett., vol. 33, no. 10, pp. 1405-1407, Oct. 2012. DOI: 10.1109/LED.2012.2210856
12. C. Xu, X. Dong, N. P. Jouppi, and Y. Xie, "Design implications of memristor-based RRAM cross-point structures," in Proc. Design, Autom. Test Eur. Conf. Exhibit. (DATE), Mar. 2011, pp. 1-6. DOI: 10.1109/DATE.2011.5763125
13. P.-Y. Chen, B. Lin, I.-T. Wang, T.-H. Hou, J. Ye, S. Vrudhula, J. Seo, Y. Cao, and S. Yu, "Mitigating effects of non-ideal synaptic device characteristics for on-chip learning," in Proc. Int. Conf. Comput. Aided Design (ICCAD), 2015.