A native stochastic computing architecture enabled by memristors

IEEE Transactions on Nanotechnology

Volumn 13, Issue 2, 2014, Pages 283-293

  Knag, Phil ^a   Lu, Wei ^a   Zhang, Zhengya ^a  

^a UNIVERSITY OF MICHIGAN   (United States)

Author keywords

Memristor; Stochastic computing; Stochastic number generator; stochastic switching

Indexed keywords

GRADIENT DESCENT OPTIMIZATION; HIGH INTEGRATION DENSITY; HYBRID INTEGRATION; K-MEANS CLUSTERING; MEMRISTOR; STOCHASTIC COMPUTING; STOCHASTIC NUMBERS; STOCHASTIC SWITCHING;

DIGITAL STORAGE; ENERGY UTILIZATION; MEMRISTORS; NUMBER THEORY; PASSIVE FILTERS; RANDOM PROCESSES;

STOCHASTIC SYSTEMS;

EID: 84897883669     PISSN: 1536125X     EISSN: None     Source Type: Journal    
DOI: 10.1109/TNANO.2014.2300342     Document Type: Article

References (51)

1. (2010). "International technology roadmap for semiconductors. 2010 update," [Online]. Available: http://public.itrs.net/
2. W. Lu and C. Lieber, "Nanoelectronics from the bottom up," Nat. Mater., vol. 6, no. 11, pp. 841-850, 2007. (Pubitemid 350050579)
3. K. Likharev and D. Strukov, "CMOL: devices, circuits, and architectures," Introducing Mol. Electron., vol. 680, pp. 447-477, 2005. (Pubitemid 44445609)
4. G. Snider, "Computing with hysteretic resistor crossbars," Appl. Phys. A, Mater. Sci. Process., vol. 80, no. 6, pp. 1165-1172, 2005. (Pubitemid 40454134)
5. P. Kuekes, D. Stewart, and R. Williams, "The crossbar latch: Logic value storage, restoration, and inversion in crossbar circuits," J. Appl. Phys., vol. 97, no. 3, pp. 034 301.1-034 301.5, 2005.
6. D. Strukov, G. Snider, D. Stewart, and R. Williams, "The missing memristor found," Nature, vol. 453, no. 7191, pp. 80-83, 2008. (Pubitemid 351630336)
7. R. Waser and M. Aono, "Nanoionics-based resistive switchingmemories," Nat. Mater., vol. 6, no. 11, pp. 833-840, 2007.
8. R. Waser, R. Dittmann, G. Staikov, and K. Szot, "Redox-based resistive switching memories-nanoionic mechanisms, prospects, and challenges," Adv. Mater., vol. 21, nos. 25-26, pp. 2632-2663, 2009.
9. M. Kozicki, M. Park, and M. Mitkova, "Nanoscale memory elements based on solid-state electrolytes," IEEE Trans. Nanotechnol., vol. 4, no. 3, pp. 331-338, May 2005. (Pubitemid 40794460)
10. I. Valov, R. Waser, J. Jameson, and M. Kozicki, "Electrochemical metallization memories: Fundamentals, applications, prospects," Nanotechnology, vol. 22, no. 25, pp. 1-22, 2011.
11. C. Cheng, C. Tsai, A. Chin, and F. Yeh, "High performance ultra-low energy RRAM with good retention and endurance," in Proc. IEEE Int. Electron Devices Meet., 2010, pp. 19.4.1-19.4.4.
12. B. Govoreanu, G. Kar, Y. Chen, V. Paraschiv, S. Kubicek, A. Fantini, I. P. Radu, L. Goux, S. Clima, R. Degraeve, N. Jossart, O. Richard, T. Vandeweyer, K. Seo, P. Hendrickx, G. Pourtois, H. Bender, L. Altimime, D. Wouters, J. Kittl, and M. Jurczak, "10 × 10 nm2 Hf/HfOx crossbar resistive RAM with excellent performance, reliability and low-energy operation," in Proc. IEEE Int. Electron Devices Meet., 2011, pp. 31.6.1-31.6.4.
13. M. Lee, C. Lee, D. Lee, S. Lee, M. Chang, J. Hur, Y. Kim, C. Kim, D. Seo, S. Seo, U. Chung, I. Yoo, and K. Kim, "A fast, high-endurance and scalable non-volatile memory device made from asymmetric Ta2O5- x/TaO2-x bilayer structures," Nat. Mater., vol. 10, no. 8, pp. 625-630, 2011.
14. L. Chua, "Memristor-the missing circuit element," IEEE Trans. Circuit Theory, vol. CT-18, no. 5, pp. 507-519, Sep. 1971.
15. L. Chua and S. Kang, "Memristive devices and systems," Proc. IEEE, vol. 64, no. 2, pp. 209-223, Feb. 1976.
16. W. Lu, K.-H. Kim, T. Chang, and S. Gaba, "Two-terminal resistive switches (memristors) for memory and logic applications," in Proc. Asia South Pacif. Design Autom. Conf., 2011, pp. 217-223.
17. K. Kim, S. Jo, S. Gaba, and W. Lu, "Nanoscale resistive memory with intrinsic diode characteristics and long endurance," Appl. Phys. Lett., vol. 96, no. 5, pp. 053 106.1-053 106.3, 2010.
18. S. Jo and W. Lu, "CMOS compatible nanoscale nonvolatile resistance switching memory," Nano Lett., vol. 8, no. 2, pp. 392-397, 2008. (Pubitemid 351345988)
19. K. Kim, S. Gaba, D. Wheeler, J. Cruz-Albrecht, T. Hussain, and N. Srinivasa, W. Lu, "A functional hybrid memristor crossbar-array/CMOS system for data storage and neuromorphic applications," Nano Lett., vol. 12, no. 1, 2012.
20. S. Jo, K. Kim, and W. Lu, "Programmable resistance switching in nanoscale two-terminal devices," Nano Lett., vol. 9, no. 1, pp. 496-500, 2008.
21. D. Strukov, J. Borghetti, and R. Williams, "Coupled ionic and electronic transport model of thin-film semiconductor memristive behavior," Small, vol. 5, no. 9, pp. 1058-1063, 2009.
22. S. Savelev, A. Alexandrov, A. Bratkovsky, and R. Williams, "Molecular dynamics simulations of oxide memristors: Thermal effects," Appl. Phys. A, Mater. Sci. Process., vol. 102, no. 4, pp. 891-895, 2011.
23. X. Ma and K. Likharev, "Global reinforcement learning in neural networks with stochastic synapses," in Proc. Int. Joint Conf. Neural Netw., 2006, pp. 47-53. (Pubitemid 351369284)
24. Y. Yang, P. Gao, S. Gaba, T. Chang, X. Pan, and W. Lu, "Observation of conducting filament growth in nanoscale resistive memories," Nat. Commun., vol. 3, no. 732, pp. 1-8, 2012.
25. D. Kwon, K. Kim, J. Jang, J. Jeon, M. Lee, G. Kim, X. Li, G. Park, B. Lee, S. Han, M. Kim, and C. Hwang, "Atomic structure of conducting nanofilaments in TiO2 resistive switching memory," Nat. Nanotechnol., vol. 5, no. 2, pp. 148-153, 2010.
26. J. Strachan, M. Pickett, J. Yang, S. Aloni, A. D. Kilcoyne, G. Medeiros- Ribeiro, and R. Williams, "Direct identification of the conducting channels in a functioning memristive device," Adv. Mater., vol. 22, no. 32, pp. 3573-3577, 2010.
27. P. Sheridan, K. Kim, S. Gaba, T. Chang, L. Chen, and W. Lu, "Device and SPICE modeling of RRAM devices," Nanoscale, vol. 3, no. 9, pp. 3833-3840, 2011.
28. K. Jo, C. Jung, K. Min, and S. Kang, "Self-adaptive write circuit for low-power and variation-tolerantmemristors," IEEE Trans. Nanotechnol., vol. 9, no. 6, pp. 675-678, Nov. 2010.
29. P. Kuekes, W. Robinett, R. Roth, G. Seroussi, G. Snider, and R. Williams, "Resistor-logic demultiplexers for nanoelectronics based on constantweight codes," Nanotechnology, vol. 17, no. 4, pp. 1052-1061, 2006. (Pubitemid 43190503)
30. P. Kuekes, W. Robinett, and R. Williams, "Improved voltage margins using linear error-correcting codes in resistor-logic demultiplexers for nanoelectronics," Nanotechnology, vol. 16, no. 9, pp. 1419-1432, 2005. (Pubitemid 41107788)
31. B. Gaines, "Stochastic computing," in Proc. Spring Joint Comput. Conf., 1967, pp. 149-156.
32. W. Poppelbaum, C. Afuso, and J. Esch, "Stochastic computing elements and systems," in Proc. Fall Joint Comput. Conf., 1967, pp. 635-644.
33. S. Ribeiro, "Random-pulse machines," IEEE Trans. Electron. Comput., vol. EC-16, no. 3, pp. 261-276, Jun. 1967.
34. X. Li, W. Qian, M. Riedel, K. Bazargan, and D. Lilja, "A reconfigurable stochastic architecture for highly reliable computing," in Proc. Great Lakes Symp. VLSI, 2009, pp. 315-320.
35. W. Qian, X. Li, M. Riedel, K. Bazargan, and D. Lilja, "An architecture for fault-tolerant computation with stochastic logic," IEEE Trans. Comput., vol. 60, no. 1, pp. 93-105, Jan. 2011.
36. W. Qian and M. Riedel, "The synthesis of robust polynomial arithmetic with stochastic logic," in Proc. Design Autom. Conf., 2008, pp. 648-653.
37. P. Mars and H. Mclean, "High-speed matrix inversion by stochastic computer," Electron. Lett., vol. 12, no. 18, pp. 457-459, 1976.
38. S. Toral, J. Quero, and L. Franquelo, "Stochastic pulse coded arithmetic," in Proc. IEEE Int. Symp. Circuits Syst., 2000, vol. 1, pp. 599-602.
39. J. Keane and L. Atlas, "Impulses and stochastic arithmetic for signal processing," in Proc. IEEE Int. Conf. Acoust., Speech, Signal Process., 2001, vol. 2, pp. 1257-1260. (Pubitemid 32839152)
40. J. Dickson, R. McLeod, and H. Card, "Stochastic arithmetic implementations of neural networks with in situ learning," in Proc. IEEE Int. Conf. Neural Netw., 1993, pp. 711-716.
41. Y. Kim and M. Shanblatt, "Architecture and statistical model of a pulsemode digital multilayer neural network," IEEE Trans. Neural Netw., vol. 6, no. 5, pp. 1109-1118, Sep. 1995.
42. B. Brown and H. Card, "Stochastic neural computation-Part I: Computational elements," IEEE Trans. Comput., vol. 50, no. 9, pp. 891-905, Sep. 2001. (Pubitemid 32981667)
43. T. Hammadou, M. Nilson, A. Bermak, and P. Ogunbona, "A 96×64 intelligent digital pixel array with extended binary stochastic arithmetic," in Proc. Int. Symp. Circuits Syst., 2003, vol. 4, pp. IV-772-IV-775.
44. V. Gaudet and A. Rapley, "Iterative decoding using stochastic computation," Electron. Lett., vol. 39, no. 3, pp. 299-301, 2003.
45. S. Sharifi Tehrani, W. Gross, and S. Mannor, "Stochastic decoding of LDPC codes," IEEE Commun. Lett., vol. 10, no. 10, pp. 716-718, Oct. 2006. (Pubitemid 44575771)
46. S. Gaba, P. Sheridan, J. Zhou, S. Choi, and W. Lu, "Stochastic memristive devices for computing and neuromorphic applications," Nanoscale, vol. 5, pp. 5872-5878, 2013.
47. P. Jeavons, D. Cohen, and J. Shawe-Taylor, "Generating binary sequences for stochastic computing," IEEE Trans. Inf. Theory, vol. 40, no. 3, pp. 716-720, May 1994.
48. E. Gal and S. Toledo, "Mapping structures for flash memories: Techniques and open problems," in Proc. IEEE Int. Conf. Softw., Sci., Technol. Eng., 2005, pp. 83-92. (Pubitemid 43803516)
49. J. Nocedal and S. J. Wright, NumericalOptimization, 2nd ed. NewYork, NY, USA: Springer-Verlag, 2006.
50. L. Kaufman and P. Rousseeuw, Finding Groups in Data: An Introduction to Cluster Analysis. New York, NY, USA: Wiley Online Library, 1990.
51. J. MacQueen, "Some methods for classification and analysis of multivariate observations," in Proc. Berkeley Symp. Math. Statist. Probabil., 1967, vol. 1, pp. 281-297.