Memristive based device arrays combined with Spike based coding can enable efficient implementations of embedded neuromorphic circuits

Technical Digest - International Electron Devices Meeting, IEDM

Volumn 2016-February, Issue , 2015, Pages 4.5.1-4.5.7

  Gamrat, Christian ^a   Bichler, Olivier ^a   Roclin, David ^a  

^a DIF   (France)

Author keywords

[No Author keywords available]

Indexed keywords

CMOS INTEGRATED CIRCUITS; CODES (SYMBOLS); ELECTRON DEVICES; ENERGY EFFICIENCY;

BIOLOGICAL NEURON; COMPUTING MACHINES; DEVICE ARRAYS; EFFICIENT IMPLEMENTATION; EMBEDDED APPLICATION; ENERGY PROBLEM; NEUROMORPHIC ARCHITECTURES; NEUROMORPHIC CIRCUITS;

RECONFIGURABLE HARDWARE;

EID: 84964063178     PISSN: 01631918     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IEDM.2015.7409626     Document Type: Conference Paper

References (37)

1. J. Schemmel, D. Br erle, A. Gr l, M. Hock, K. Meier, and S. Millner, "A wafer-scale neuromorphic hardware system for large-scale neural modeling," in Proceedings of 2010 IEEE International Symposium on Circuits and Systems (ISCAS), 2010, pp. 1947-1950.
2. E. Painkras, L. A. Plana, J. Garside, S. Temple, S. Davidson, J. Pepper, D. Clark, C. Patterson, and S. Furber, "SpiNNaker: A multi-core System-on-Chip for massively-parallel neural net simulation," in 2012 IEEE Custom Integrated Circuits Conference (CICC), 2012, pp. 1-4.
3. F. Rosenblatt, "The perceptron: a probabilistic model for information storage and organization in the brain.," Psychol. Rev., vol. 65, no. 6, pp. 386-408, 1958.
4. K. Fukushima, "Neocognitron: A self-organizing neural network model for a mechanism of pattern recognition unaffected by shift in position," Biol. Cybern., vol. 36, no. 4, pp. 193-202, 1980.
5. M. Holler, S. Tam, H. Castro, and R. Benson, "An electrically trainable artificial neural network (ETANN) with 10240 'floating gate' synapses," in, International Joint Conference on Neural Networks, 1989. IJCNN, 1989, pp. 191-196 vol.2.
6. C. Gamrat, P. Peretto, A. Mougin, and O. Ulrich, "Mind 1024 : a 1024 neurons fully connected real-time neurocomputer," in Proc. World Congress on Neural Networks, Portland, USA, 1993, vol. 4, pp. 783-786.
7. C. Novembre, D. Guerin, K. Lmimouni, C. Gamrat, and D. Vuillaume, "Gold nanoparticle-pentacene memory transistors," Appl. Phys. Lett., vol. 92, no. 10, pp. 103314-1033143, 2008.
8. F. Alibart, S. Pleutin, D. Gu in, C. Novembre, S. Lenfant, K. Lmimouni, C. Gamrat, and D. Vuillaume, "An Organic Nanoparticle Transistor Behaving as a Biological Spiking Synapse," Adv. Funct. Mater., vol. 20, no. 2, pp. 330-337, 2010.
9. F. Alibart, S. Pleutin, O. Bichler, C. Gamrat, T. Serrano-Gotarredona, B. Linares-Barranco, and D. Vuillaume, "A Memristive Nanoparticle/Organic Hybrid Synapstor for Neuroinspired Computing," Adv. Funct. Mater., p. n/a-n/a, 2011.
10. G. Agnus, A. Filoramo, J.-P. Bourgoin, V. Derycke, and W. Zhao, "Carbon nanotube-based programmable devices for adaptive architectures," in Circuits and Systems (ISCAS), Proceedings of 2010 IEEE International Symposium on, 2010, pp. 1667-1670.
11. W. S. Zhao, G. Agnus, V. Derycke, A. Filoramo, J.-P. Bourgoin, and C. Gamrat, "Nanotube devices based crossbar architecture: toward neuromorphic computing," Nanotechnology, vol. 21, no. 17, p. 175202, 2010.
12. M. Suri, O. Bichler, D. Querlioz, O. Cueto, L. Perniola, V. Sousa, D. Vuillaume, C. Gamrat, and B. DeSalvo, "Phase change memory as synapse for ultra-dense neuromorphic systems: Application to complex visual pattern extraction," in Electron Devices Meeting (IEDM), 2011 IEEE International, 2011, pp. 441-444.
13. O. Bichler, M. Suri, D. Querlioz, D. Vuillaume, C. Gamrat, and D. S. B, "Visual Pattern Extraction Using Energy-Efficient '2-PCM Synapse' Neuromorphic Architecture," IEEE Trans. Electron Devices, vol. 8, pp. 2206-2214, 2012.
14. M. Suri, O. Bichler, D. Querlioz, G. Palma, E. Vianello, D. Vuillaume, C. Gamrat, and B. De Salvo, "CBRAM devices as binary synapses for low-power stochastic neuromorphic systems: Auditory (Cochlea) and visual (Retina) cognitive processing applications," in Electron Devices Meeting (IEDM), 2012 IEEE International, 2012, pp. 1031-1034.
15. M. Suri, D. Querlioz, O. Bichler, G. Palma, E. Vianello, D. Vuillaume, C. Gamrat, and B. DeSalvo, "Bio-Inspired Stochastic Computing Using Binary CBRAM Synapses," Electron Devices IEEE Trans. On, vol. PP, no. 99, pp. 1-1, 2013.
16. L. Chua, "Memristor-The missing circuit element," Circuit Theory IEEE Trans. On, vol. 18, no. 5, pp. 507-519, 1971.
17. D. B. Strukov, G. S. Snider, D. R. Stewart, and R. S. Williams, "The missing memristor found," Nature, vol. 453, no. 7191, pp. 80-83, May 2008.
18. G. S. Snider, "Spike-timing-dependent learning in memristive nanodevices," in Nanoscale Architectures, 2008. NANOARCH 2008. IEEE International Symposium on, 2008, pp. 85-92.
19. S. H. Jo, T. Chang, I. Ebong, B. B. Bhadviya, P. Mazumder, and W. Lu, "Nanoscale Memristor Device as Synapse in Neuromorphic Systems," Nano Lett., 2010.
20. R. Waser and M. Aono, "Nanoionics-based resistive switching memories," Nat Mater, vol. 6, no. 11, pp. 833-840, Nov. 2007.
21. D. Querlioz, P. Dollfus, O. Bichler, and C. Gamrat, "Learning with memristive devices: How should we model their behavior," in 2011 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH), 2011, pp. 150-156.
22. D. Querlioz, O. Bichler, P. Dollfus, and C. Gamrat, "Immunity to Device Variations in a Spiking Neural Network with Memristive Nanodevices," IEEE Trans. Nantotechnology, 2013.
23. O. Bichler, D. Querlioz, S. J. Thorpe, J.-P. Bourgoin, and C. Gamrat, "Extraction of temporally correlated features from dynamic vision sensors with spike-timingdependent plasticity," Neural Netw., vol. 32, pp. 339-348, 2012.
24. A. Fantini, V. Sousa, L. Perniola, E. Gourvest, J. C. Bastien, S. Maitrejean, S. Braga, N. Pashkov, A. Bastard, B. Hyot, A. Roule, A. Persico, H. Feldis, C. Jahan, J. F. Nodin, D. Blachier, A. Toffoli, G. Reimbold, F. Fillot, F. Pierre, R. Annunziata, D. Benshael, P. Mazoyer, C. Vall, T. Billon, J. Hazart, B. De Salvo, and F. Boulanger, "N-doped GeTe as performance booster for embedded Phase-Change Memories," in Electron Devices Meeting (IEDM), 2010 IEEE International, 2010, pp. 2911-2914.
25. D. Kuzum, R. G. D. Jeyasingh, B. Lee, and H.-S. P. Wong, "Nanoelectronic Programmable Synapses Based on Phase Change Materials for Brain-Inspired Computing," Nano Lett., vol. 0, no. 0, 2011.
26. D. H. Goldberg, G. Cauwenberghs, and A. G.,reou, Probabilistic synaptic weighting in a reconfigurable network of VLSI integrate-and-fire neurons. 2001.
27. O. Bichler, W. Zhao, F. Alibart, S. Pleutin, S. Lenfant, D. Vuillaume, and C. Gamrat, "Pavlov's Dog Associative Learning Demonstrated on Synaptic-Like Organic Transistors," Neural Comput., vol. 25, no. 2, pp. 549-566, Sep. 2012.
28. M. A. Zidan, H. A. H. Fahmy, M. M. Hussain, and K. N. Salama, "Memristor-based memory: The sneak paths problem and solutions," Microelectron. J., vol. 44, no. 2, pp. 176-183, Feb. 2013.
29. J. Liang and H.-S. P. Wong, "Cross-Point Memory Array Without Cell Selectors #x2014;Device Characteristics and Data Storage Pattern Dependencies," IEEE Trans. Electron Devices, vol. 57, no. 10, pp. 2531-2538, Oct. 2010.
30. E. Linn, R. Rosezin, C. K eler, and R. Waser, "Complementary resistive switches for passive nanocrossbar memories," Nat. Mater., vol. 9, no. 5, pp. 403-406, May 2010.
31. D. Roclin, O. Bichler, G. C, and J.-O. Klein, "Sneak Paths Effects in CBRAM Memristive Devices Arrays for Spiking Neural Networks," in NanoArch 2014, 2014.
32. D. Roclin, "Utilisation des nano-composants ectroniques dans les architectures de traitement associ s aux imageurs," Paris Sud, Orsay, 2014.
33. Y. LeCun, B. Boser, J. S. Denker, D. Henderson, R. E. Howard, W. Hubbard, and L. D. Jackel, "Backpropagation applied to handwritten zip code recognition," Neural Comput., vol. 1, no. 4, pp. 541-551, 1989.
34. A. Krizhevsky, I. Sutskever, and G. E. Hinton, "ImageNet Classification with Deep Convolutional Neural Networks," in Advances in Neural Information Processing Systems 25, F. Pereira, C. J. C. Burges, L. Bottou, and K. Q. Weinberger, Eds. Curran Associates, Inc., 2012, pp. 1097-1105.
35. Y. Taigman, M. Yang, M. Ranzato, and L. Wolf, "DeepFace: Closing the Gap to Human-Level Performance in Face Verification," in 2014 IEEE Conference on Computer Vision and Pattern Recognition (CVPR), 2014, pp. 1701-1708.
36. O. Bichler, D. Roclin, C. Gamrat, and D. Querlioz, "Design exploration methodology for memristor-based spiking neuromorphic architectures with the Xnet eventdriven simulator," in 2013 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH), 2013, pp. 7-12.
37. D. Cire an, U. Meier, J. Masci, and J. Schmidhuber, "Multi-column deep neural network for traffic sign classification," Neural Netw., vol. 32, pp. 333-338, Aug. 2012.