Memristor bridge synapses

Proceedings of the IEEE

Volumn 100, Issue 6, 2012, Pages 2061-2070

  Kim, Hyongsuk ^a   Sah, Maheshwar Pd ^b   Yang, Changju ^c   Roska, Tams ^b   Chua, Leon O ^a  

^a Chonbuk National University   (South Korea)

^b INSTITUTE OF EXPERIMENTAL MEDICINE   (Hungary)

^c UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

Memristor bridge synapse; neural networks; non volatile memory; synaptic weight; voltage divider

Indexed keywords

DIGITAL STORAGE; NEURAL NETWORKS; TITANIUM DIOXIDE; VOLTAGE DIVIDERS;

INPUT TERMINALS; MEMRISTOR; NEURAL CELLS; NON-VOLATILE MEMORY; POWER EFFICIENT; PROCESSING SIGNAL; SYNAPTIC WEIGHT; WEIGHT PROGRAMMING;

MEMRISTORS;

EID: 84858961119     PISSN: 00189219     EISSN: None     Source Type: Journal    
DOI: 10.1109/JPROC.2011.2166749     Document Type: Conference Paper

References (28)

1. The Scientific American Book of the Brain. New York: Scientific American, 1999.
2. L. O. Chua and L. Yang, "Cellular neural networks: Theory, "IEEE Trans. Circuits Syst., vol. CAS-35, no. 10, pp. 1257-1272, Oct. 1988.
3. L. O. Chua and L. Yang, "Cellular neural networks: Applications, "IEEE Trans. Circuits Syst., vol. CAS-35, no. 10, pp. 1273-1290, Oct. 1988.
4. T. Roska and L. O. Chua, "The CNN universal machine: An analogic array computer, "IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 40, no. 3, pp. 163-172, Mar. 1993.
5. H. Kim, H. Son, T. Roska, and L. O. Chua, "Optimal path finding with space- and time-variant metric weights with multi-layer CNN, "Int. J. Circuits Theory Appl., vol. 30, pp. 247-270, 2002. (Pubitemid 34410631)
6. H. Kim, H. Son, T. Roska, and L. O. Chua, "High-performance Viterbi decoder with circularly connected 2-D CNN unilateral cell array, "IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 52, no. 10, pp. 2208-2218, Oct. 2005. (Pubitemid 41556106)
7. R. Dominguez-Castro, S. Espejo, A. Rodriguez-Vazquez, R. A. Carmona, P. Foldesy, A. Zarandy, P. Szolgay, T. Sziranyi, and T. Roska, "A 0.8-m CMOS two-dimensional programmable mixed-signal focal-plane array processor with on-chip binary imaging and instructions storage, "IEEE J. Solid-State Circuits, vol. 32, no. 7, pp. 1013-1026, Jul. 1997.
8. J. M. Cruz and L. O. Chua, "A 16 -16 cellular neural network universal chip: The first complete single-chip dynamic computer array with distributed memory and with gray-scale input-output, "Analog Integr. Circuits Signal Process., vol. 15, pp. 227-237, 1998.
9. D. B. Strukov, G. S. Snider, D. R. Stewart, and R. S. Williams, "The missing memristor found, "Nature, vol. 453, pp. 80-83, 2008. (Pubitemid 351630336)
10. S. Shin, K. Kim, and S. M. Kang, "Compact models for memristors based on charge-flux constitutive relationships, "IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 29, no. 4, pp. 590-598, Apr. 2010.
11. Y. N. Joglekar and S. J. Wolf, "The elusive memristor: Properties of basic electrical circuits, "Eur. J. Phys., vol. 30, no. 4, pp. 661-675, 2009.
12. O. Kavehei, A. Iqbal, Y. S. Kim, K. Eshraghian, S. F. Al-sarawi, and D. Abbott, "The fourth element: Characteristics, modelling and electromagnetic theory of the memristor, "Proc. Roy. Soc., A, vol. 466, no. 2120, pp. 2175-2202, 2010.
13. F. Y. Wang, "Memristor for introductory physics, "Aug. 4, 2008, arXiv: 0808.0286v1 [physics. Class-ph].
14. F. Argall, "Switching phenomena in titanium oxide thin films, "Solid State Electron., vol. 11, pp. 535-541, 1968.
15. L. O. Chua, "Memristor-the missing circuit element, "IEEE Trans. Circuit Theory, vol. CT-18, no. 5, pp. 507-519, Sep. 1971.
16. L. O. Chua and S. M. Kang, "Memristive devices and systems, "Proc. IEEE, vol. 64, no. 2, pp. 209-223, Feb. 1976.
17. L. O. Chua, "Resistance switching memories are memristors, "Appl. Phys. A, vol. 102, pp. 765-783, 2011.
18. M. Itoh and L. O. Chua, "Memristor cellular automata and memristor discrete-time cellular neural networks, "Int. J. Bifurcat. Chaos, vol. 19, no. 11, pp. 3605-3656, 2009.
19. H. Kim, M. P. Sah, Y. Changju, and L. O. Chua, "Memristor-based multilevel memory, "in Proc. 12th Int. Workshop Cellular Nanoscale Netw. Appl., Feb. 2010, DOI: 10.1109/CNNA.2010.5430320.
20. Q. Xia, W. Robinett, M. W. Cumbie, N. Banerjee, T. J. Cardinali, J. J. Yang, W. Wu, X. Li, W.M. Tong, D. B. Strukov, G. S. Snider, G. Medeiros-Ribeiro, and R. S. Williams, "MemristorVCMOS hybrid integrated circuits for reconfigurable logic, "Nano Lett., vol. 9, no. 10, pp. 3640-3645, Sep. 1, 2009, DOI: 10.1021/nl901874j.
21. J. Borghettil, G. S. Snider, P. J. Kuekes, J. J. Yang, D. R. Stewart, and R. S. Williams, "Memristive switches enable stateful logic operations via material implication, "Nature Lett., vol. 464, no. 8, pp. 873-876, Apr. 2010.
22. M. Aono and T. Hasegawa, "The atomic switch, "Proc. IEEE, vol. 98, no. 12, pp. 2228-2236, Dec. 2010.
23. M. N. Kozicki, C. Gopalan, M. Balakrishnan, and M. Mitkova, "A low-power nonvolatile switching element based on copper-tungsten oxide solid electrolyte, "IEEE Trans. Nanotechnol., vol. 5, no. 5, pp. 535-544, Sep. 2006. (Pubitemid 44444396)
24. R. Waser and M. Aono, "Nanoionics-based resistive switching memories, "Nature Mater., vol. 6, pp. 833-840, Nov. 2007. (Pubitemid 350064191)
25. S. H. Jo, T. Chang, I. Ebong, B. B. Bhadviya, P. Mazumder, and W. Lu, "Nanoscale memristor device as synapse in neuromorphic systems, "Nano Lett., pp. 1297-1301, 2010, DOI: 10.1021/nl904092h.
26. G. Snider, "Self-organized computation with unreliable, memristive nanodevices, "Nanotechnology, vol. 18, no. 36, pp. 1-13, 2007.
27. M. Kund, G. Beitel, C. U. Pinnow, T. Röhr, R. Schumann, R. Symanczyk, K. D. Ufert, and G. Müller, "Conductive bridging RAM (CBRAM): An emerging non-volatile memory technology scalable to sub 20 nm, "in IEDM Tech. Dig., 2005, pp. 754-757. (Pubitemid 46370960)
28. M. D. Pickett, D. B. Strukov, J. L. Borghetti, J. J. Yang, G. S. Sinder, D. R. Stewart, and R. S. Williams, "Switching dynamics in titanium dioxide memristive devices, "J. Appl. Phys., vol. 106, pp. 074508-074508-6, Oct. 2009.