Memory Technologies for Neural Networks

2015 IEEE 7th International Memory Workshop, IMW 2015

Volumn , Issue , 2015, Pages

  Merrikh Bayat, F ^a   Prezioso, M ^a   Guo, X ^a   Hoskins, B ^a   Strukov, D B ^a   Likharev, K K ^b  

^a UNIVERSITY OF CALIFORNIA   (United States)

^b STONY BROOK UNIVERSITY   (United States)

Author keywords

CrossNets; flash memory; hybrid circuits; memristors; neural networks; pattern classifiers; resistive switching

Indexed keywords

FLASH MEMORY; MEMRISTORS; METALS;

COMMERCIAL GRADE; CROSSNETS; HYBRID CIRCUIT; INDIVIDUAL CELLS; MEMORY APPLICATIONS; MEMORY TECHNOLOGY; PATTERN CLASSIFIER; RESISTIVE SWITCHING;

NEURAL NETWORKS;

EID: 84939486034     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IMW.2015.7150295     Document Type: Conference Paper

References (22)

1. K. K. Likharev, "CrossNets: Neuromorphic hybrid CMOS/nanoelectronic networks", Sci. Adv. Mater., vol. 3, pp. 322-331, Jun. 2011.
2. D. B. Strukov, "Nanotechnology: Smart connections", Nature, vol. 476, pp. 403-405, Aug. 2011.
3. Y. LeCun, L. Bottou, Y. Bengio, and P. Haffner, "Gradientbased learning applied to document recognition", Proc. IEEE, vol. 86, pp. 1-46, Nov. 1998.
4. C. Farabet, B. Martini, B. Codra, P. Akselrod, E. Culurciello, and Y. LeCun, "NeuFlow: A runtime reconfigurable dataflow processor for vision", in: Proc. CVPRW'11, Colorado Springs, CO, June 2011, pp. 109-116.
5. J. Hertz, A. Krogh, and R. G. Palmer, Introduction to the Theory of Neural Computation, Perseus: Cambridge, MA, 1991.
6. A. Krizhevsky, I. Sutskever, and G. E. Hinton, "ImageNet classification with deep convolutional neural networks", in: Proc. NIPS'12, Lake Tahoe, NE, Dec. 2012, pp. 1097-1105.
7. V. B. Mountcastle, The Cerebral Cortex, Harvard U. Press: Cambridge, MA, 1998.
8. R. Ananthanarayanan, S. K. Esser, H. D. Simon, and D. S. Modha, "The cat is out of the bag: cortical simulations with 109 neurons and 1013 synapses", in: Proc. Supercomputing'09, Portland, OR, Nov. 2009, pp. 14-20.
9. E. Säckinger, "Measurement of finite-precision effects in handwriting-and speech-recognition algorithms", Lecture Notes in Computer Science, vol. 1327, pp. 1223-1228, 1997.
10. C. Mead, Analog VLSI and Neural Systems, Addison-Wesley: Boston, 1989.
11. J. Hasler and B. Marr, "Finding a roadmap to achieve large neuromorphic hardware systems", Frontiers in Neuroscience, vol.7, art. 119, 2013.
12. K. K. Likharev, "Hybrid CMOS/nanoelectronic circuits", J. Nanoelectron. & Optoelectron., vol. 3, pp. 203-230, Dec. 2008.
13. R. Waser, R. Dittmann, G. Staikov, and K. Szot, "Redox-based resistive switching memories", Adv. Materials, vol. 21, pp. 2632-2663, Jul. 2009.
14. H. S. P. Wong et al., "Metal-oxide RRAM", Proc. IEEE, vol. 100, pp. 1951-1970, May 2012.
15. J. J. Yang, D. B. Strukov and D. R. Stewart, "Memristive devices for computing", Nature Nanotechnology, vol. 8, pp. 13-24, Jan. 2013.
16. D. B. Strukov and R. S. Williams, "Four-dimensional address topology for circuits with stacked multilayer crossbar arrays", Proc. Nat. Acad. Sci., vol. 106, pp. 20155-20158, Dec. 2009.
17. M. Prezioso, F. Merrikh-Bayat, B. Hoskins, G. Adam, K. K., Likharev, and D. B. Strukov, "Training and operation of integrated neuromorphic network based on metal-oxide memristors", available online at http://arxiv.org/abs/1412.0611.
18. F. Alibart, E. Zamanidoost, and D. B. Strukov, "Pattern classification by memristive crossbar circuits with ex-situ and in-situ training", Nature Commun., vol. 4, art. 2072, Jun. 2013.
19. http://www.sst.com/technology/superflash-technology.aspx
20. F. Merrikh-Bayat, X. Guo, H. A. Ommani, N. Do, K. K. Likharev, and D. B. Strukov, "Redesigning commercial floatinggate memory for analog computing applications", accepted for presentation at ISCAS'15, Lisbon, Portugal, June 2015; available online at http://arxiv.org/abs/1410.4781.
21. F. Alibart, L. Gao, B. Hoskins, and D. B. Strukov, "Highprecision tuning of state for memristive devices by adaptable variation-tolerant algorithm", Nanotechnology, vol. 23, art. 075201, Jan. 2012.
22. C. R. Schlottmann and P. E. Hasler, "A highly dense, low power, programmable analog vector-matrix multiplier: The FPAA implementation", IEEE JETCAS, vol. 1, pp. 403-411, May 2011.