Boolean and non-Boolean computation with spin devices

Technical Digest - International Electron Devices Meeting, IEDM

Volumn , Issue , 2012, Pages

  Sharad, Mrigank ^a   Augustine, Charles ^a   Roy, Kaushik ^a  

^a Purdue University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ANALOG PROCESSING; CIRCUIT DESIGN TECHNIQUES; COMPUTATION ENERGY; CURRENT-MODE OPERATION; DIFFERENT CLASS; HIGH-PERFORMANCE CMOS; NEUROMORPHIC ARCHITECTURES; ULTRALOW VOLTAGE;

ARTS COMPUTING; DATA HANDLING; DESIGN; ELECTRON DEVICES; IMAGE PROCESSING; MAGNETS; PATTERN MATCHING;

COMPUTATION THEORY;

EID: 84876151069     PISSN: 01631918     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IEDM.2012.6479026     Document Type: Conference Paper

References (28)

1. Imre, A. et al. Majority logic gate for magnetic quantum-dot cellular automata Science 311, 205-208, 2006.
2. Alam, M. T. ; Siddiq, M. J. ; Bernstein, G. H. ; Niemier, M. ; Porod, W. ; Hu, X. S. ; , "On- Chip Clocking for Nanomagnet Logic Devices,"
3. N. D'Souza et al. , "Four-state nanomagnetic logic using multiferroics", IOP Science, 2011
4. Kimura et al. , "Switching magnetization of a nanoscale ferromagnetic particle using nonlocal spin injection. Phys. Rev. Lett. 2006
5. Sun. et al. , "A three-terminal spin-torque-driven magnetic switch", Appl. Phys. Lett. 95, (2009).
6. M. Yamanouchi et al. , " Velocity of Domain-Wall Motion Induced by Electrical Current in the Ferromagnetic Semiconductor", Physical ReviewLetters, vol. 96, pp. 096601,2006
7. D. Chiba, et al. , "Control of Multiple Magnetic Domain Walls by Current in a Co/Ni Nano-Wire", Appl. Phys. Express 3, pp. 073004(1-3), 2010.
8. Behin-Ain et al. , "Proposal for an all-spin logic device with built-in memory", Nature Nanotechnology 2010
9. C. Augustine et al, "Low-Power Functionality Enhanced Computation Architecture Using Spin-Based Devices", NanoArch, 2011
10. J. Youngman et al. , "Low Energy Magnetic Domain Wall Logic in Short, Narrow, Ferromagnetic Wires", IEEE Mag. Lett. , 2012
11. D. A. Allwood et al. , " Magnetic Domain-Wall Logic ", Science , Vol. 309 no. 5741 pp. 1688-1692 , 2005
12. S. Matsunaga, et al. , "Fabrication of a Nonvolatile Full Adder Based on Logic-in- Memory Architecture Using Magnetic Tunnel Junctions", App. Phy. Exp. , 2008.
13. Fengbo Ren; Markovic, D. ; "True Energy-Performance Analysis of the MTJ-Based Logic-in-Memory Architecture (1-Bit Full Adder),"
14. D. E. Nikanov et al. , " Uniform Methodology for Benchmarking Beyond CMOS Devices", CRL, Intel cor. , 2012
15. S. Fukami et al. , "Low-current perpendicular domain wall motion cell for scalable high-speed MRAM," VLSI Technology, 2009 Symposium on , vol. , no. , pp. 230-231, 16-18 June 2009
16. M. Sharad et al, "Spin-based Neuron Model with Domain Wall Magnets as Synapse", Ultra Low Power Neural Networks Using Spin Devices", IEEE Transaction on Nanotechnology, 2012.
17. M. Sharad et al. , "Cognitive Computing with Spin Based Neural Networks", DAC 2012
18. M. Sharad, "Spin-based Neuron-Synapse Units for Ultra Low Power Neural Networks", IJCNN, 2012.
19. M. Sharad et al. ,"Spin Neurons for Ultra Low Power Computational Hardware", DRC 2012.
20. M . Sharad et al. , " Ultra Low Energy Analog Image Processing Using Spin Based Neurons", Nanoarch 2012.
21. M. Sharad et al. , " Proposal for Neuromorphic Hardware Using Spin Devices", arXiv:1206. 3227v2 [cond-mat. dis-nn].
22. S. Srinivasan et al, "All-Spin Logic Device with Intrinsic Non-Reciprocity", IEEE. Trans. Mag. , 2011.
23. Jendernalik et al. , BPAS, 2011
24. Kong et al, 2007
25. Kim et al. , ETRI 2005
26. Ozgun et al. , ISCAS 2011
27. Harpe et al. , ISSCC, 2007
28. Craninckx et al. , ISSCC, 2007.