Bioinspired Programming of Memory Devices for Implementing an Inference Engine

Proceedings of the IEEE

Volumn 103, Issue 8, 2015, Pages 1398-1416

  Querlioz, Damien ^a   Bichler, Olivier ^b   Vincent, Adrien Francis ^a   Gamrat, Christian ^b  

^a UNIVERSITÉ PARIS SACLAY   (France)

^b CEA LIST   (France)

Author keywords

Inference; memory devices; neural networks

Indexed keywords

DATA STORAGE EQUIPMENT; ENGINES; IMAGE RECOGNITION; INFERENCE ENGINES; INTELLIGENT SYSTEMS; LEARNING ALGORITHMS; MACHINE LEARNING; MAXIMUM PRINCIPLE; MEMRISTORS; MONTE CARLO METHODS; NEURAL NETWORKS; PATTERN RECOGNITION SYSTEMS; STOCHASTIC SYSTEMS; TUNNEL JUNCTIONS;

BIO-INSPIRED APPROACH; CONDUCTIVE-BRIDGE MEMORY; EXPECTATION - MAXIMIZATIONS; INFERENCE; MAGNETIC TUNNEL JUNCTION; SPIKE TIMING DEPENDENT PLASTICITIES; SPIN TRANSFER TORQUE; SYSTEM LEVEL SIMULATION;

PHASE CHANGE MEMORY;

EID: 84937232492     PISSN: 00189219     EISSN: 15582256     Source Type: Journal    
DOI: 10.1109/JPROC.2015.2437616     Document Type: Article

References (97)

1. Y.-K. Chen et al., "Convergence of recognition, mining, synthesis workloads and its implications," Proc. IEEE, vol. 96, no. 5, pp. 790-807, May 2008.
2. Q. V. Le et al., "Building high-level features using large scale unsupervised learning," in Proc. Int. Conf. Mach. Learn., 2012, pp. 8595-8598.
3. G. W. Burr et al., "Overview of candidate device technologies for storage-class memory," IBM J. Res. Dev., vol. 52, pp. 449-464, 2008.
4. D. B. Strukov, G. S. Snider, D. R. Stewart, and R. S. Williams, "The missing memristor found," Nature, vol. 453, no. 7191, pp. 80-83, May 2008.
5. S. H. Jo et al., "Nanoscale memristor device as synapse in neuromorphic systems," Nano Lett., vol. 10, no. 4, pp. 1297-1301, Apr. 2010.
6. Z. Diao et al., "Spin-transfer torque switching in magnetic tunnel junctions and spin-transfer torque random access memory," J. Phys., Condensed Matter, vol. 19, no. 16, Apr. 2007, Art. ID. 165209.
7. S. Yu, X. Guan, and H.-S. Wong, "On the stochastic nature of resistive switching in metal oxide RRAM: Physical modeling, Monte Carlo simulation, experimental characterization," in Proc. IEEE Int. Electron Devices Meeting, Dec. 2011, pp. 17-3.1-17.3.4.
8. T. Devolder et al., "Single-shot time-resolved measurements of nanosecond-scale spin-transfer induced switching: Stochastic versus deterministic aspects," Phys. Rev. Lett., vol. 100, no. 5, Feb. 2008, Art. ID. 057206.
9. E. Marder and J.-M. Goaillard, "Variability, compensation and homeostasis in neuron and network function," Nature Rev. Neurosci., vol. 7, no. 7, pp. 563-574, Jul. 2006.
10. Y. V. Pershin, S. La Fontaine, and M. Di Ventra, "Memristive model of amoeba learning," Phys. Rev. E, vol. 80, no. 2, 2009, Art. ID. 021926.
11. B. Linares-Barranco and T. Serrano-Gotarredona, "Exploiting memristance in adaptive asynchronous spiking neuromorphic nanotechnology systems," in Proc. IEEE Conf. Nanotechnol., 2009, pp. 601-604.
12. S. H. Jo, K.-H. Kim, and W. Lu, "Programmable resistance switching in nanoscale two-terminal devices," Nano Lett., vol. 9, no. 1, pp. 496-500, Jan. 2009.
13. G. S. Snider, "Self-organized computation with unreliable, memristive nanodevices,"Nanotechnology, vol. 18, no. 36, Sep. 2007, Art. no. 365202.
14. K. Seo et al., "Analog memory and spike-timing-dependent plasticity characteristics of a nanoscale titanium oxide bilayer resistive switching device," Nanotechnology, vol. 22, no. 25, Jun. 2011, Art. ID. 254023.
15. M. Versace and B. Chandler, "The brain of a new machine," IEEE Spectrum, vol. 47, no. 12, pp. 30-37, Dec. 2010.
16. D. Querlioz, O. Bichler, and C. Gamrat, "Simulation of a memristor-based spiking neural network immune to device variations,"in Proc. Int. Joint Conf. Neural Netw., 2011, pp. 1775-1781.
17. M. Suri et al., "Phase change memory as synapse for ultra-dense neuromorphic systems: Application to complex visual pattern extraction," in Proc. IEEE Int. Electron Devices Meeting, Dec. 2011, pp. 4-4.1-4.4.4.
18. S. Yu, Y. Wu, R. Jeyasingh, D. Kuzum, and H. P. Wong, "An electronic synapse device based on metal oxide resistive switching memory for neuromorphic computation,"IEEE Trans. Electron Devices, vol. 58, no. 8, pp. 2729-2737, Aug. 2011.
19. V. Erokhin et al., "Material memristive device circuits with synaptic plasticity: Learning and memory," BioNanoScience, vol. 1, no. 1-2, pp. 24-30, Apr. 2011.
20. A. Chanthbouala et al., "A ferroelectric memristor," Nature Mater., vol. 11, no. 10, pp. 860-864, 2012.
21. G. Indiveri, B. Linares-Barranco, R. Legenstein, G. Deligeorgis, and T. Prodromakis, "Integration of nanoscale memristor synapses in neuromorphic computing architectures," Nanotechnology, vol. 24, no. 38, Sep. 2013, Art. ID. 384010.
22. M. Sharad, C. Augustine, G. Panagopoulos, and K. Roy, "Spin-based neuron model with domain-wall magnets as synapse," IEEE Trans. Nanotechnol., vol. 11, no. 4, pp. 843-853, Jul. 2012.
23. J. H. Lee and K. K. Likharev, "Defect-tolerant nanoelectronic pattern classifiers," Int. J. Circuit Theory Appl., vol. 35, no. 3, pp. 239-264, May 2007.
24. K. Cantley, A. Subramaniam, H. Stiegler, R. Chapman, and E. Vogel, "Hebbian learning in spiking neural networks with nanocrystalline silicon TFTs and memristive synapses,"IEEE Trans. Nanotechnol., vol. 10, no. 5, pp. 1066-1073, Sep. 2011.
25. D. Chabi, D. Querlioz, W. Zhao, and J.-O. Klein, "Robust learning approach for neuro-inspired nanoscale crossbar architecture,"J. Emerging Technol. Comput. Syst., vol. 10, no. 1, pp. 5:1-5:20, Jan. 2014.
26. K. Gacem et al., "Neuromorphic function learning with carbon nanotube based synapses," Nanotechnology, vol. 24, no. 38, Sep. 2013, Art. ID. 384013.
27. S.-Y. Liao et al., "Design and modeling of a neuro-inspired learning circuit using nanotube-based memory devices," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 58, no. 9, pp. 2172-2181, Sep. 2011.
28. O. KaveheiHighly Scalable Neuromorphic Hardware With 1-bit Stochastic Nano-synapses, Sep. 2013. [Online]. Available: http://arxiv.org/abs/1309.6419.
29. S. SaBghi et al., "Plasticity in memristive devices for spiking neural networks," Front. Neurosci, vol. 9, 2015, DOI: 10.3389/fnins.2015.00051.
30. G. Indiveri et al., "Neuromorphic silicon neuron circuits," Front. Neuromorphic Eng., vol. 5, 2011, DOI: 10.3389/fnins.2011.00073.
31. B. Benjamin et al., "Neurogrid: A mixed-analog-digital multichip system for large-scale neural simulations," Proc. IEEE, vol. 102, no. 5, pp. 699-716, May 2014.
32. P. A. Merolla et al., "A million spiking-neuron integrated circuit with a scalable communication network and interface," Science, vol. 345, no. 6197, pp. 668-673, Aug. 2014.
33. S. Furber, F. Galluppi, S. Temple, and L. Plana, "The SpiNNaker project," Proc. IEEE, vol. 102, no. 5, pp. 652-665, May 2014.
34. J. Schemmel et al., "A wafer-scale neuromorphic hardware system for large-scale neural modeling," in Proc. IEEE Int. Symp. Circuits Syst., Jun. 2010, pp. 1947-1950.
35. st ed., Reading, MA, USA: Addison Wesley, Jan., 1989.
36. B. Nessler, M. Pfeiffer, L. Buesing, and W. Maass, "Bayesian computation emerges in generic cortical microcircuits through spike-timing-dependent plasticity," PLoS Comput. Biol., vol. 9, no. 4, Apr. 2013 DOI: 10.1371/journal.pcbi.1003037.
37. G.-Q. Bi and M.-M. Poo, "Synaptic modification by correlated activity: Hebb's postulate revisited," Annu. Rev. Neurosci., vol. 24, no. 1, pp. 139-166, Mar. 2001.
38. A. Perfors, J. B. Tenenbaum, T. L. Griffiths, and F. Xu, "A tutorial introduction to Bayesian models of cognitive development,"Cognition, vol. 120, no. 3, pp. 302-321, Sep. 2011.
39. H. Markram, J. Lubke, M. Frotscher, and B. Sakmann, "Regulation of synaptic efficacy by coincidence of postsynaptic APs and EPSPs," Science, vol. 275, no. 5297, pp. 213-215, Jan. 1997.
40. L. F. Abbott and S. B. Nelson, "Synaptic plasticity: Taming the beast," Nature Neurosci., vol. 3, pp. 1178-1183, 2000.
41. P. J. Sjöström, E. A. Rancz, A. Roth, and M. Häusser, "Dendritic excitability and synaptic plasticity," Physiol. Rev., vol. 88, no. 2, pp. 769-840, Apr. 2008.
42. J. M. Brader, W. Senn, and S. Fusi, "Learning real-world stimuli in a neural network with spike-driven synaptic dynamics," Neural Comput., vol. 19, no. 11, pp. 2881-2912, Nov. 2007.
43. T. Masquelier and S. J. Thorpe, "Unsupervised learning of visual features through spike timing dependent plasticity," PLoS Comput. Biol., vol. 3, no. 2, Feb. 2007, DOI: 10.1371/journal.pcbi.0030031.
44. T. Masquelier, R. Guyonneau, and S. J. Thorpe, "Spike timing dependent plasticity finds the start of repeating patterns in continuous spike trains," PLoS ONE, vol. 3, no. 1, Jan. 2008, DOI: 10.1371/journal.pone.0001377.
45. G. E. Hinton and R. R. Salakhutdinov, "Reducing the dimensionality of data with neural networks," Science, vol. 313, no. 5786, pp. 504-507, Jul. 2006.
46. Y. Lecun, L. Bottou, Y. Bengio, and P. Haffner, "Gradient-based learning applied to document recognition," Proc. IEEE, vol. 86, no. 11, pp. 2278-2324, Nov. 1998.
47. nd Int. Joint Conf. Artif. Intell., Barcelona, Spain, 2011, vol. 2, pp. 1237-1242.
48. A. Krizhevsky, I. Sutskever, and G. Hinton, "Image net classification with deep convolutional neural networks Advances in Neural Information Processing Systems, vol. 25. Cambridge, MA, USA: MIT Press, 2012, pp. 1106-1114.
49. J. V. Arthur and K. A. Boahen, "Learning in silicon: Timing is everything Advances in Neural Information Processing Systems, vol. 18. Cambridge, MA, USA: MIT Press, 2006, pp. 281-1185.
50. G. Indiveri, E. Chicca, and R. Douglas, "A VLSI array of low-power spiking neurons and bistable synapses with spike-timing dependent plasticity," IEEE Trans. Neural Netw., vol. 17, no. 1, pp. 211-221, Jan. 2006.
51. M. Azghadi, N. Iannella, S. Al-Sarawi, G. Indiveri, and D. Abbott, "Spike-based synaptic plasticity in silicon: Design, implementation, application, challenges," Proc. IEEE, vol. 102, no. 5, pp. 717-737, May 2014.
52. G. Snider, "Spike-timing-dependent learning in memristive nanodevices," in Prof. IEEE Int. Symp. Nanoscale Architect., 2008, pp. 85-92.
53. F. Alibart et al., "A memristive nanoparticle/organic hybrid synapstor for neuroinspired computing," Adv. Funct. Mater., vol. 22, no. 3, pp. 609-616, 2012.
54. A. Afifi, A. Ayatollahi, and F. Raissi, "Implementation of biologically plausible spiking neural network models on the memristor crossbar-based CMOS/nano circuits," in Proc. Eur. Conf. Circuit Theory Design, 2009, pp. 563-566.
55. G. Lecerf, J. Tomas, and S. Saighi, "Excitatory and inhibitory memristive synapses for spiking neural networks," in Proc. IEEE Int. Symp. Circuits Syst., 2013, pp. 1616-1619.
56. J. V. Arthur and K. A. Boahen, "Silicon-neuron design: A dynamical systems approach," IEEE Trans. Circuits Syst., Reg. Papers, vol. 58, no. 5, pp. 1034-1043, May 2011.
57. D. Querlioz, P. Dollfus, O. Bichler, and C. Gamrat, "Learning with memristive devices: How should we model their behavior?" in Proc. IEEE/ACM Int. Symp. Nanoscale Architect.,2011, pp. 150-156.
58. M. Suri et al., "Physical aspects of low power synapses based on phase change memory devices," J. Appl. Phys., vol. 112, no. 5, Sep. 2012, Art. ID. 054904.
59. M. Suri et al., "Bio-inspired stochastic computing using binary CBRAM synapses,"IEEE Trans. Electron Devices, vol. 60, no. 7, pp. 2402-2409, Jul. 2013.
60. A. Vincent et al., "Analytical macrospin modeling of the stochastic switching time of spin-transfer torque devices," IEEE Trans. Electron Devices, vol. 62, no. 1, pp. 164-170, Jan. 2015.
61. F. Alibart, E. Zamanidoost, and D. B. Strukov, "Pattern classification by memristive crossbar circuits using ex situ and in situ training,"Nature Commun., vol. 4, Jun. 2013, DOI: 10.1038/ncomms3072.
62. A. Chanthbouala et al., "Vertical-current-induced domain-wall motion in MgO-based magnetic tunnel junctions with low current densities," Nature Phys., vol. 7, no. 8, pp. 626-630, 2011.
63. D. Querlioz, O. Bichler, P. Dollfus, and C. Gamrat, "Immunity to device variations in a spiking neural network with memristive nanodevices," IEEE Trans. Nanotechnol., vol. 12, no. 3, pp. 288-295, May 2013.
64. G. Lecerf et al., "Silicon neuron dedicated to memristive spiking neural networks," in Proc. IEEE Int. Symp. Circuits Syst., Jun. 2014, pp. 1568-1571.
65. O. Bichler et al., "Visual pattern extraction using energy-efficient "2-PCM synapse"neuromorphic architecture," IEEE Trans. Electron Devices, vol. 59, no. 8, pp. 2206-2214, Aug. 2012.
66. M. Suri et al., "Impact of PCM resistance-drift in neuromorphic systems and drift-mitigation strategy," in Proc. IEEE/ACM Int. Symp. Nanoscale Architect., Jul. 2013, pp. 140-145.
67. M. Suri et al., "CBRAM devices as binary synapses for low-power stochastic neuromorphic systems: Auditory (cochlea) and visual (retina) cognitive processing applications," in Proc. IEEE Int. Electron Devices Meeting, 2012, DOI: 10.1109/IEDM.2012.6479017.
68. W. Senn and S. Fusi, "Convergence of stochastic learning in perceptrons with binary synapses," Phys. Rev. E, vol. 71, no. 6, Jun. 2005, Art. no. 061907.
69. Y. Kondo and Y. Sawada, "Functional abilities of a stochastic logic neural network,"IEEE Trans. Neural Netw., vol. 3, no. 3, pp. 434-443, May 1992.
70. Y. Zhang et al., "Spintronics for low-power computing," in Proc. Design Autom. Test Eur. Conf. Exhibit., Mar. 2014, DOI: 10.7873/DATE.2014.316.
71. A. Vincent et al., "Spin-transfer torque magnetic memory as a stochastic memristive synapse for neuromorphic systems," IEEE Trans. Biomed. Circuits Syst., vol. 9, no. 2, pp. 166-174, Apr. 2015.
72. S. Gaba, P. Sheridan, J. Zhou, S. Choi, and W. Lu, "Stochastic memristive devices for computing and neuromorphic applications,"Nanoscale, vol. 5, no. 13, pp. 5872-5878, Jun. 2013.
73. S. Yu et al., "Stochastic learning in oxide binary synaptic device for neuromorphic computing," Front. Neurosci., vol. 7, Oct. 2013, DOI: 10.3389/fnins.2013.00186.
74. Y. Zhang et al., "Electrical modeling of stochastic spin transfer torque writing in magnetic tunnel junctions for memory and logic applications," IEEE Trans. Magn., vol. 49, no. 7, pp. 4375-4378, Jul. 2013.
75. A. Fukushima et al., "Spin dice: A scalable truly random number generator based on spin tronics," Appl. Phys. Exp., vol. 7, no. 8, Aug. 2014, Art. ID. 083001.
76. J. Joshua Yang et al., "Engineering nonlinearity intomemristors for passive crossbar applications," Appl. Phys. Lett., vol. 100, no. 11, Mar. 2012, Art. ID. 113501.
77. O. Bichler, D. Querlioz, S. J. Thorpe, J.-P. Bourgoin, and C. Gamrat, "Extraction of temporally correlated features from dynamic vision sensors with spike-timing-dependent plasticity," Neural Netw., vol. 32, pp. 339-348, 2012.
78. O. Bichler, D. Roclin, C. Gamrat, and D. Querlioz, "Design exploration methodology for memristor-based spiking neuromorphic architectures with the Xnet event-driven simulator," in Proc. IEEE/ACM Int. Symp. Nanoscale Architect., Jul. 2013, pp. 7-12.
79. D. Querlioz et al., "Bioinspired networks with nanoscale memristive devices that combine the unsupervised and supervised learning approaches," in Proc. IEEE/ACM Int. Nanoscale Architect., 2012, pp. 203-210.
80. D. C. Ciresan, U. Meier, L. M. Gambardella, and J. Schmidhuber, Deep Big Simple Neural Nets Excel on Handwritten Digit Recognition, Mar. 2010. [Online]. Available: http://arxiv.org/abs/1003.0358.
81. P. Lichtsteiner, C. Posch, and T. Delbruck, "A 128 128 120 dB 15 s latency asynchronous temporal contrast vision sensor," IEEE J. Solid-State Circuits, vol. 43, no. 2, pp. 566-576, Feb. 2008.
82. L. Longinotti, "AER data files." [Online]. Available: http://sourceforge.net/p/jaer/wiki/AER data/
83. A. F. Vincent et al., "Spin-transfer torque magnetic memory as a stochastic memristive synapse," in Proc. IEEE Int. Symp. Circuits Syst., Jun. 2014, pp. 1074-1077.
84. V. Chan, S.-C. Liu, and A. van Schaik, "AER EAR: A matched silicon cochlea pair with address event representation interface," IEEE Trans. Circuits Syst. Reg. Papers, vol. 54, no. 1, pp. 48-59, Jan. 2007.
85. W. Maass, "Noise as a resource for computation and learning in networks of spiking neurons," Proc. IEEE, vol. 102, no. 5, pp. 860-880, May 2014.
86. A. Dempster, N. Laird, and D. Rubin, "Maximum likelihood from incomplete data via the EM algorithm," J. Roy. Stat. Soc. B (Methodological), vol. 39, no. 1, pp. 1-38, 1977.
87. R. Beach et al., "A statistical study of magnetic tunnel junctions for high-density spin torque transfer MRAM (STT-MRAM)," in Proc. IEEE Int. Electron Devices Meeting, Dec. 2008, DOI: 10.1109/IEDM.2008.4796679.
88. D. Worledge et al., "Switching distributions and write reliability of perpendicular spin torque MRAM," in Proc. IEEE Int. Electron Devices Meeting, Dec. 2010, pp. 12-5.1-12.5.4.
89. C. Bartolozzi, O. Nikolayeva, and G. Indiveri, "Implementing homeostatic plasticity in VLSI networks of spiking neurons," in Proc. IEEE Int. Conf. Electron. Circuits Syst., 2008, pp. 682-685.
90. H. S. Stone, "A logic-in-memory computer,"IEEE Trans. Comput., vol. C-19, no. 1, pp. 73-78, Jan. 1970.
91. S. Matsunaga et al., "Fabrication of a nonvolatile full adder based on logic-in-memory architecture using magnetic tunnel junctions,"Appl. Phys. Exp., vol. 1, no. 9, Sep. 2008, Art. ID. 091301.
92. W. Zhao et al., "Synchronous non-volatile logic gate design based on resistive switching memories," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 61, no. 2, pp. 443-454, Feb. 2014.
93. N. Locatelli et al., "Spintronic devices as key elements for energy-efficient neuroinspired architectures," in Proc. Design Autom. Test Eur. Conf. Exhibit., Mar. 2015, pp. 994-999.
94. M. Natsui et al., "Nonvolatile logic-in-memory array processor in 90 nm MTJ/MOS achieving 75% leakage reduction using cycle-based power gating," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, Feb. 2013, pp. 194-195.
95. Y. Pershin and M. Di Ventra, "Neuromorphic, digital, quantum computation with memory circuit elements," Proc. IEEE, vol. 100, no. 6, pp. 2071-2080, Jun. 2012.
96. F. Traversa and M. Di Ventra, "Universal memcomputing machines," IEEE Trans. Neural Netw. Learn. Syst., 2015, DOI: 10.1109/TNNLS.2015.2391182.
97. J. Bill and R. Legenstein, "A compound memristive synapse model for statistical learning through STDP in spiking neural networks," Front. Neurosci., vol. 8, Dec. 2014, DOI: 10.3389/fnins.2014.00412.