-
1
-
-
46249097088
-
Probabilistic cmos technology: A survey and future directions
-
Akgul, B. E. S., Chakrapani, L. N, Korkmaz, P., and Palem, K. V. 2006. Probabilistic CMOS technology: A survey and future directions. In Proceedings of the IFIP Conference on VLSI. 1-6.
-
(2006)
Proceedings of the IFIP Conference on VLSI.
, pp. 1-6
-
-
Akgul, B.E.S.1
Chakrapani, L.N.2
Korkmaz, P.3
Palem, K.V.4
-
3
-
-
47849117632
-
On the solution to numerical problems using stochastic arithmetic
-
Alt, R., Lamotte, J.-L., and Markov, S. 2006. On the solution to numerical problems using stochastic arithmetic. In Proceedings of the Symposium on Scientific Computing, Computer Arithmetic and Validated Numerics. 6.
-
(2006)
Proceedings of the Symposium on Scientific Computing, Computer Arithmetic and Validated Numerics.
, vol.6
-
-
Alt, R.1
Lamotte, J.-L.2
Markov, S.3
-
4
-
-
0035440487
-
Stochastic neural computation i: Computational elements
-
Brown, B. D. and Card, H. C. 2001. Stochastic neural computation I: Computational elements. IEEE Trans. Comput. 50, 891-905.
-
(2001)
IEEE Trans. Comput.
, vol.50
, pp. 891-905
-
-
Brown, B.D.1
Card, H.C.2
-
5
-
-
77954473523
-
Stochastic computational models for accurate reliability evaluation of logic circuits
-
Chen, H. and Han, J. 2010. Stochastic computational models for accurate reliability evaluation of logic circuits. In Proceedings of the Great Lakes Symposium on VLSI. 61-66.
-
(2010)
Proceedings of the Great Lakes Symposium on VLSI.
, pp. 61-66
-
-
Chen, H.1
Han, J.2
-
10
-
-
0001790227
-
Stochastic computing systems
-
Gaines, B. R. 1969. Stochastic computing systems. Adv. Inform. Syst. Sci. 2, 37-172.
-
(1969)
Adv. Inform. Syst. Sci.
, vol.2
, pp. 37-172
-
-
Gaines, B.R.1
-
11
-
-
84925405668
-
Low-density parity-check codes
-
Gallager, R. G. 1962. Low-density parity-check codes. IRE Trans. Inform. Theory 8, 21-28.
-
(1962)
IRE Trans. Inform. Theory
, vol.8
, pp. 21-28
-
-
Gallager, R.G.1
-
12
-
-
0037421811
-
Iterative decoding using stochastic computation
-
Gaudet, V. C. and Rapley, A. C. 2003. Iterative decoding using stochastic computation. Electron. Lett. 39, 299-301.
-
(2003)
Electron. Lett.
, vol.39
, pp. 299-301
-
-
Gaudet, V.C.1
Rapley, A.C.2
-
14
-
-
33847682327
-
Stochastic implementation of ldpc decoders
-
Gross,W. J., Gaudet, V. C., and Milner, A. 2005. Stochastic implementation of LDPC decoders. In Proceedings of the Asilomar Conference on Signals, Systems and Computers. 713-717.
-
(2005)
Proceedings of the Asilomar Conference on Signals, Systems and Computers.
, pp. 713-717
-
-
Gross, W.J.1
Gaudet, V.C.2
Milner, A.3
-
16
-
-
0038757578
-
A 96 × 64 intelligent digital pixel array with extended binary stochastic arithmetic
-
Hammadou, T., Nilson, M., Bermak, A., and Ogunbona, P. 2003. A 96 × 64 intelligent digital pixel array with extended binary stochastic arithmetic. In Proceedings of the International Symposium on Circuits and Systems. IV-772-IV-775.
-
(2003)
Proceedings of the International Symposium on Circuits and Systems. IV-772-IV-775
-
-
Hammadou, T.1
Nilson, M.2
Bermak, A.3
Ogunbona, P.4
-
18
-
-
0028427038
-
Generating binary sequences for stochastic computing
-
Jeavons, P., Cohen, D. A., and Shawe-Taylor, J. 1994. Generating binary sequences for stochastic computing. IEEE Trans. Inform. Theory 40, 716-720.
-
(1994)
IEEE Trans. Inform. Theory
, vol.40
, pp. 716-720
-
-
Jeavons, P.1
Cohen, D.A.2
Shawe-Taylor, J.3
-
20
-
-
0029375830
-
Architecture and statistical model of a pulse-mode digital multilayer neural network
-
Kim, Y-C. and Shanblatt, M. A. 1995. Architecture and statistical model of a pulse-mode digital multilayer neural network. IEEE Trans. Neural Netw. 6, 1109-1118.
-
(1995)
IEEE Trans. Neural Netw.
, vol.6
, pp. 1109-1118
-
-
Kim, Y.-C.1
Shanblatt, M.A.2
-
21
-
-
49549090550
-
Tracking uncertainty with probabilistic logic circuit testing
-
Krishnaswamy, S., Markov, I. M., and Hayes, J. P. 2007. Tracking uncertainty with probabilistic logic circuit testing. IEEE Design Test Comput. 24, 312-321.
-
(2007)
IEEE Design Test Comput.
, vol.24
, pp. 312-321
-
-
Krishnaswamy, S.1
Markov, I.M.2
Hayes, J.P.3
-
22
-
-
0035246564
-
Factor graphs and the sum-product algorithm
-
Kschischang, F. R., Frey, B. J., and Loeliger, H.-A. 2001. Factor graphs and the sum-product algorithm. IEEE Trans. Inform. Theory 47, 498-519.
-
(2001)
IEEE Trans. Inform. Theory
, vol.47
, pp. 498-519
-
-
Kschischang, F.R.1
Frey, B.J.2
Loeliger, H.-A.3
-
23
-
-
70350584618
-
A reconfigurable stochastic architecture for highly reliable computing
-
Li, X., Qian, W., Riedel, M. D., Bazargan, K., and Lilja, D. J. 2009. A reconfigurable stochastic architecture for highly reliable computing. In Proceedings of the Great Lakes Symposium on VLSI. 315-320.
-
(2009)
Proceedings of the Great Lakes Symposium on VLSI.
, pp. 315-320
-
-
Li, X.1
Qian, W.2
Riedel, M.D.3
Bazargan, K.4
Lilja, D.J.5
-
24
-
-
0003707239
-
-
2nd Ed., Chelsea Publishing Co., New York, NY
-
Lorentz, G. G. 1986. Bernstein Polynomials 2nd Ed., Chelsea Publishing Co., New York, NY.
-
(1986)
Bernstein Polynomials
-
-
Lorentz, G.G.1
-
25
-
-
0030219216
-
Near shannon limit performance of low density parity check codes
-
MacKay D. J. C. and Neal, R. M. 1996. Near Shannon limit performance of low density parity check codes. Electron. Lett. 32, 1645.
-
(1996)
Electron. Lett.
, vol.32
, pp. 1645
-
-
MacKay, D.J.C.1
Neal, R.M.2
-
27
-
-
77956496563
-
Natively probabilistic computation
-
Ph.D. dissertation Department of Brain and Cognitive Sciences, Cambridge, MA
-
Mansinghka, V. 2009. Natively probabilistic computation. Ph.D. dissertation, Massachusetts Institute of Technology, Department of Brain and Cognitive Sciences, Cambridge, MA.
-
(2009)
Massachusetts Institute of Technology
-
-
Mansinghka, V.1
-
28
-
-
0036772145
-
Digital stochastic realization of complex analog controllers
-
Marin, S. L. T., Reboul, J. M. Q., and Franquelo, L. G. 2002. Digital stochastic realization of complex analog controllers. IEEE Trans. Industrial Electron. 49, 1101-1109.
-
(2002)
IEEE Trans. Industrial Electron.
, vol.49
, pp. 1101-1109
-
-
Marin, S.L.T.1
Reboul, J.M.Q.2
Franquelo, L.G.3
-
29
-
-
84891863627
-
High-speed matrix inversion by stochastic computer
-
Mars, P. and McLean, H. R. 1976 High-speed matrix inversion by stochastic computer. Electron. Lett. 12, 457-459.
-
(1976)
Electron. Lett.
, vol.12
, pp. 457-459
-
-
Mars, P.1
McLean, H.R.2
-
30
-
-
80054074767
-
Delayed stochastic decoding of ldpc codes
-
Naderi, A., Mannor, S., Sawan, M., and Gross, W. J. 2011. Delayed stochastic decoding of LDPC codes. IEEE Trans. Signal Process. To appear.
-
(2011)
IEEE Trans. Signal Process. To appear
-
-
Naderi, A.1
Mannor, S.2
Sawan, M.3
Gross, W.J.4
-
31
-
-
27944449254
-
Designing logic circuits for probabilistic computation in the presence of noise
-
Nepal, K., Bahar, R. I., Mundy, J., Patterson, W. R., and Zaslavsky, A. 2005. Designing logic circuits for probabilistic computation in the presence of noise. In Proceedings of the Design Automation Conference. 485-490.
-
(2005)
Proceedings of the Design Automation Conference.
, pp. 485-490
-
-
Nepal, K.1
Bahar, R.I.2
Mundy, J.3
Patterson, W.R.4
Zaslavsky, A.5
-
32
-
-
80051964770
-
Tomographic testing and validation of probabilistic circuits
-
Paler, A., Alaghi, A., Polian, I., and Hayes, J. P. 2011. Tomographic testing and validation of probabilistic circuits. In Proceedings of the European Test Symposium. 63-68.
-
(2011)
Proceedings of the European Test Symposium.
, pp. 63-68
-
-
Paler, A.1
Alaghi, A.2
Polian, I.3
Hayes, J.P.4
-
33
-
-
0034204781
-
Accuracy limit of high precision stochastic watt-hour meter
-
Pejic, D. and Vujicic, V. 1999. Accuracy limit of high precision stochastic watt-hour meter. IEEE Trans. Instrum. Meas. 49, 617-620.
-
(1999)
IEEE Trans. Instrum. Meas.
, vol.49
, pp. 617-620
-
-
Pejic, D.1
Vujicic, V.2
-
34
-
-
0037308915
-
Instrumentation applications of multibit random-data representation
-
Petriu, E. M., Zhao, L., Das, S. R., Groza, V. Z., and Cornell, A. 2003. Instrumentation applications of multibit random-data representation. IEEE Trans. Instrum. Meas. 52, 175-181.
-
(2003)
IEEE Trans. Instrum. Meas.
, vol.52
, pp. 175-181
-
-
Petriu, E.M.1
Zhao, L.2
Das, S.R.3
Groza, V.Z.4
Cornell, A.5
-
35
-
-
77956849006
-
Statistical processors
-
Poppelbaum, W. J. 1976. Statistical processors. Adv. Computers 14, 187-230.
-
(1976)
Adv. Computers
, vol.14
, pp. 187-230
-
-
Poppelbaum, W.J.1
-
38
-
-
78649938802
-
An architecture for fault-tolerant computation with stochastic logic
-
Qian, W., Li, X., Riedel, M. D., Bazargan, K., and Lilja, D. J. 2011. An architecture for fault-tolerant computation with stochastic logic. IEEE Trans. Comput. 60, 93-105.
-
(2011)
IEEE Trans. Comput.
, vol.60
, pp. 93-105
-
-
Qian, W.1
Li, X.2
Riedel, M.D.3
Bazargan, K.4
Lilja, D.J.5
-
39
-
-
0033282442
-
Continuous time controllers using digital programmable devices
-
Quero, J. M., Toral, S. L., Carrasco, J. M., Ortega, J. G., and Franquelo, L. G. 1999. Continuous time controllers using digital programmable devices. In Proceedings of the 25th IECON, 1, 210-215.
-
(1999)
Proceedings of the 25th IECON
, vol.1
, pp. 210-215
-
-
Quero, J.M.1
Toral, S.L.2
Carrasco, J.M.3
Ortega, J.G.4
Franquelo, L.G.5
-
42
-
-
77956204471
-
Stochastic computation
-
Shanbhag, N. R., Abdallah, R. A., Kumar, R., and Jones, D. L. 2010. Stochastic computation. In Proceedings of the Design Automation Conference. 859-864.
-
(2010)
Proceedings of the Design Automation Conference.
, pp. 859-864
-
-
Shanbhag, N.R.1
Abdallah, R.A.2
Kumar, R.3
Jones, D.L.4
-
43
-
-
78651542053
-
Novel algorithms for fast statistical analysis of scaled circuits
-
Springer
-
Singhee, A. and Rutenbar, R. A. 2009. Novel Algorithms for Fast Statistical Analysis of Scaled Circuits. Lecture Notes in Electrical Engineering, vol. 46, Springer.
-
(2009)
Lecture Notes in Electrical Engineering
, vol.46
-
-
Singhee, A.1
Rutenbar, R.A.2
-
44
-
-
77955599009
-
Majoritybased tracking forecast memories for stochastic ldpc decoding
-
Tehrani, S. S., Naderi, A., Kamendje, G. A., Hemati, S., Mannor, S., and Gross, W. J. 2010. Majoritybased tracking forecast memories for stochastic LDPC decoding. IEEE Trans. Signal Processing 58, 4883-4896.
-
(2010)
IEEE Trans. Signal Processing
, vol.58
, pp. 4883-4896
-
-
Tehrani, S.S.1
Naderi, A.2
Kamendje, G.A.3
Hemati, S.4
Mannor, S.5
Gross, W.J.6
-
45
-
-
4243791546
-
Stochastic pulse coded arithmetic
-
Toral, S. L., Quero, J. M., and Franquelo, L. G. 1999. Stochastic pulse coded arithmetic. In Proceedings of ISCAS 1, 599-602.
-
(1999)
Proceedings of ISCAS
, vol.1
, pp. 599-602
-
-
Toral, S.L.1
Quero, J.M.2
Franquelo, L.G.3
-
46
-
-
0027910933
-
Device for generating binary sequences for stochastic computing
-
Van Daalen, M., Jeavons, P., Shawe-Taylor, J., and Cohen, D. 1993. Device for generating binary sequences for stochastic computing. Electron. Lett. 29, 80.
-
(1993)
Electron. Lett.
, vol.29
, pp. 80
-
-
Van Daalen, M.1
Jeavons, P.2
Shawe-Taylor, J.3
Cohen, D.4
-
47
-
-
8644284044
-
Analog logic: Continuous-time analog circuits for statistical signal processing
-
Ph.D. dissertation, Cambridge, MA
-
Vigoda, B. 2003. Analog logic: Continuous-time analog circuits for statistical signal processing, Ph.D. dissertation, Massachusetts Institute of Technology, Cambridge, MA.
-
(2003)
Massachusetts Institute of Technology
-
-
Vigoda, B.1
-
48
-
-
0003133883
-
Probabilistic logics and the synthesis of reliable organisms from unreliable components
-
University Press
-
von Neumann, J. 1956. Probabilistic logics and the synthesis of reliable organisms from unreliable components. In Automata Studies, Princeton University Press, 43-98.
-
(1956)
Automata Studies, Princeton
, pp. 43-98
-
-
Von Neumann, J.1
-
49
-
-
84891854393
-
Arithmetic unit using stochastic data processing
-
Zelkin, B. 2004. Arithmetic unit using stochastic data processing. U.S. Patent 6,745,219 B1.
-
(2004)
U.S. Patent 6
, vol.745
, Issue.219
-
-
Zelkin, B.1
-
50
-
-
40449132198
-
A stochastic-based fpga controller for an induction motor drive with integrated neural network algorithms
-
Zhang, D. and Li, H. 2008. A stochastic-based FPGA controller for an induction motor drive with integrated neural network algorithms. IEEE Trans. Industrial Electron. 55, 551-561.
-
(2008)
IEEE Trans. Industrial Electron.
, vol.55
, pp. 551-561
-
-
Zhang, D.1
Li, H.2
-
51
-
-
77950190435
-
An efficient 10gbase-t ethernet ldpc decoder design with low error floors
-
Zhang, Z., Anantharam, V.,Wainwright, M. J., and Nikolic, B. 2010. An efficient 10GBASE-T Ethernet LDPC decoder design with low error floors. IEEE J. Solid-State Circuits 45, 843-855.
-
(2010)
IEEE J. Solid-State Circuits
, vol.45
, pp. 843-855
-
-
Zhang, Z.1
Anantharam, V.2
Wainwright, M.J.3
Nikolic, B.4
|