RRAM-based synapse for neuromorphic system with pattern recognition function

Technical Digest - International Electron Devices Meeting, IEDM

Volumn , Issue , 2012, Pages

  Park, S ^a   Kim, H ^a   Choo, M ^a   Noh, J ^a   Sheri, A ^a   Jung, S ^a   Seo, K ^a   Park, J ^a   Kim, S ^a   Lee, W ^a   Shin, J ^a   Lee, D ^b   Choi, G ^b   Woo, J ^b   Cha, E ^b   Jang, J ^b   Park, C ^a   Jeon, M ^a   Lee, B ^a   Lee, B H ^a   Hwang, H ^b   more..

^a Gwangju Institute of Science and Technology (GIST)   (South Korea)

^b Pohang University of Science and Technology (POSTECH)   (South Korea)

Author keywords

[No Author keywords available]

Indexed keywords

HIGH SPEED; LEARNING CAPABILITIES; NEUROMORPHIC SYSTEMS; NEURON CHIP; RECOGNITION SYSTEMS;

PATTERN RECOGNITION SYSTEMS;

ELECTRON DEVICES;

EID: 84876106868     PISSN: 01631918     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IEDM.2012.6479016     Document Type: Conference Paper

References (13)

1. J. Seo et al., CICC, 6055293, September 2011.
2. M. Suri et al., IEDM Tech. Dig., pp. 59, December 2011.
3. X. Jin et al., Comput. Sci. Eng, 12(5), 5562477, pp. 91-97, September-October 2010.
4. J. Schemmel et al., ISCAS, 5536970, pp. 1947-1950, May-June 2010.
5. H. Markram, Nat. Rev. Neurosci.,7, pp.153-160, February 2006.
6. J. Lin et al., MWSCAS, 1, 4267077, pp. 80-84. August 2006.
7. S. Joshi et al., CNNA 2010, 5430296, February 2010.
8. G. S. Snider, Nanotechnology, vol.18, pp. 365202, September 2007.
9. S. H. Jo et al., Nano Lett, vol. 10, pp. 1297-301, April 14 2010.
10. S. Yu et al., IEDM Tech. Dig., pp. 520, December 2010.
11. C. Zamarreno et al., Frontiers in Neuroscience, Vol. 5, Article 26, March 2011.
12. S. Jung et al., IEDM Tech. Dig., pp. 59, December 2011.
13. M. Jo et al., IEEE VLSI Tech. Dig., pp. 53-54, June 2010