TheInfluence of VLSI technology evolution on radiation-induced latchup in space systems

IEEE Transactions on Nuclear Science

Volumn 43, Issue 2 PART 1, 1996, Pages 505-521

  Johnston, A H ^a  

^a CALIFORNIA INSTITUTE OF TECHNOLOGY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CHARGED PARTICLES; COMPUTER SIMULATION; ELECTRIC PROPERTIES; ELECTRON DEVICES; PULSED LASER APPLICATIONS; SPACECRAFT; VLSI CIRCUITS;

HEAVY SPACE PARTICLES; RADIATION INDUCED LATCHUP; SPACE SYSTEMS;

RADIATION EFFECTS;

EID: 0030127490     PISSN: 00189499     EISSN: None     Source Type: Journal    
DOI: 10.1109/23.490897     Document Type: Article

References (69)

1. P.K. Chatterjee and G. B. Larabee, "Gigabit-age microelectronics and their manufacture," IEEE Trans. VLSI Syst., vol. 1, pp. 7-21, 1993.
2. C. Hu, "Future CMOS scaling and reliability," in Proc. IEEE, vol. 81, pp. 682-689, 1993.
3. W.A. Kolasinski et al., "Simulation of Cosmic-Ray Induced Soft Errors and Latchup in Integrated-Circuit Computer Memories," IEEE Trans. Nucl. Sei., vol. NS-26, pp. 5087 5091, 1979.
4. K. Soliman and D.K. Nichols, "Latchup in CMOS devices from heavy ions," IEEE Trans. Nucl. Sei., vol. NS-30, pp. 4514-4519, 1983.
5. D.K. Nichols et al., "Discovery of heavy-ion induced latchup in CMOS/Epi devices," IEEE Trans. Nucl. Sei., vol. NS-33, pp. 1696-1698, 1986.
6. Y. Morcau et al., "The latchup risk of cmos technologies in space," IEEE Trans. Nucl. Sei., vol. 40, pp. 1831-1837, 1993.
7. R. Harboe-Sorenson et al. "Radiation testing of flight lots for MARS-94 covering semiconductor types as 4 M-Bit DRAM, 256 K-Bit SRAM, 256 K-Bit EEPROM and a 53C90 SCSI Controller," in Proc. 1993 RADECS ConJ., IEEE Doc. 93TH0616-3, 1993, pp. 490-4198.
8. D. K, Nichols et al., "An observation of proton-induced latchup," IEEE Trans. Nucl. Sei., vol. 39, pp. 1654-1656, 1992.
9. L. Adams e.r al., "A verified proton induced latchup in space," IEEE Trans. Nucl. Sei., vol. 39, pp. 1804-1808, 1992.
10. J. Beaucour et al., "Heavy ion testing using the GANIL accelerator-Compilation of results with predictions," in 7993 IEEE Radiation Effects Data Workshop, IEEE Doc. 93TH0657-7, 1993, pp. 20-26.
11. K.A. LaBel, C. M. Crabtree, E. U. Stassinopoulos, and D. Wiseman, "Heavy ion test results for electronic devices," 1993 IEEE Radiation Effects Data Workshop, pp. 27-32, IEEE Doc. 93TH0657-7, 1983.
12. J.D. Kinnison, R. H. Maurer, P. L. McKerracher, and B. Ü. Carkhuff, "A summary of recent VLSI and latch-up testing," in 7992 IEEE Radiation Effects Data Workshop, IEEE Doc. 92TH0507-4, 1992, pp. 12-15.
13. D.K. Nichols et al., "Update on parts SEE susceptibility from heavy ions," IEEE Trans. Nucl. Sei., vol. 38, pp. 1529-1539, 1991.
14. _, "Overview of device see susceptibility from heavy ions," in 799.? IEEE Radiation Effects Data Workshop, IEEE Doc. 93TH0657-7, 1993, pp. 1-12.
15. N. Khurana, "Pulsed infrared microscopy for debugging latchup on CMOS product," in Proc. 1884 Int. Reliability Symp., 1984, pp. 122-127.
16. C. Canali, F. Corsi, M. Muschitiello, and E. Zanoni, "Infrared microscopy study of anomalous latchup characteristics due to current redistribution in different parasitic paths," IEEE Trans. Electron Devices, vol. 36, pp. 969-978, 1989.
17. R. Fang and J. Moll, "Latchnp model for the parasitic p-n-p-n path in bulk CMOS," IEEE Trans. Electron Devices, vol. ED-31, pp. 113-120, 1984.
18. B.L. Gregory and B. D. Shafer, "Latchup in CMOS integrated circuits," IEEE Trans. Nucl. Sei, vol. NS-20, no. 6, pp. 293-299, 1973.
19. F.-C. Hsu, P.K. Ko, S. Tarn, C. Hu, and R. S. Muller, "An analytical breakdown model for short-channel MOSFETs," IEEE Trans. Electron Devices, vol. ED-29, pp. 1735-1740, 1982.
20. A. Ochoa et al., "Snapback: A stable regenerative breakdown mode of MOS devices," IEEE Trans. Nucl. Sei., vol. NS-30, pp. 4127-41130, 1983.
21. B.A. Beitinaii, "re-channel MOSFET breakdown characteristics and modeling for p-well technologies," IEEE Trans. Electron Devices, vol. 35, pp. 1935-1941, 1988.
22. R. Koga and W.A. Kolasinski, "Heavy-ion induced snapback in CMOS devices," IEEE Trans. Nucl. Sei., vol. 36, pp. 2367-2374, 1989.
23. R. Koga et al., "Ion-induced sustained high current condition in a bipolar device," IEEE Trans. Nucl. Sei, vol. 41, pp. 2172-2178, 1994.
24. F.B. McLean and T. R. Oldham, "Charge funneling in N- and P type substrates," IEEE Trans. Nucl. Sei., vol. NS-29, pp. 2018-2023, 1982.
25. T.R. Oldham, F. B. McLean, and J. M. Hartman, "Revised funnel calculations for heavy particles with high dE/dx," IEEE Trans. Nucl. Sei., vol. NS-33, pp. 1646-1650, 1986.
26. P.E. Dodd, F. W. Sexton, and P. S. Winokur, "Three-dimensional simulation of charge collection and multiple-bit upset in Si devices," IEEE Trans. Nucl. Sei., vol. 41, pp. 2005-2017, 1994.
27. G. Goto, H. Takahashi, and T. Nakamura, "Modeling and analysis of transient latchup in double-well bulk CMOS," IEEE Trans. Electron Devices, vol. ED-33, pp. 1341-1347, 1986.
28. R. Menozzi, L. Sclmi, E. Sangiorgi, G. Crisenza, T. Cavioni, and B. Ricco, "Layout dependence of CMOS latchup," IEEE Trans. Electron Devices, vol. 35, pp. 1892-1901, 1988.
29. R.R. Troutman, Latchup in CMOS Technology: The Problem and Its Cure. Norwalk, MA: Kluwer, 1986.
30. T. Aoki, "Dynamics of heavy-ion latchup in CMOS structures," IEEE Trans. Electron Devices, vol. 35, pp. 1885-1891, 1988.
31. J.G. Rolling. W. A. Kolasinski, D. C. Marvin, and R. Koga, "Numerical simulation of SEU-induced latchup," IEEE Trans. Nucl. Sei., vol. NS-33, pp. 1565-1570, 1986.
32. G. Bruguier and J.-M. Palau, "Single particle induced latchup," IEEE Trans. Nucl. Set., vol. 43, no. 2, pp. 522-532, April 1996.
33. A.H. Johnston and B. W. Hughlock, "Latchup in CMOS from single particles," IEEE Trans. Nucl. Sei., vol. 37, pp. 1886-1893, 1990.
34. C. Ficgna et ai, "Three-dimensional effects in dynamically triggered CMOS latchup," IEEE Trans. Electron Devices, vol. 36, pp. 1683-1689, 1989.
35. A: H. Johnston, R.E. Plaag, and M. P. Baze, "The effect of circuit topology on radiation-induced latchup," IEEE Trans. Nucl. Sei., vol. 36, pp. 2229-2238, 1989.
36. W. Kolasinski, R. Koga, E. Schnauss and J. Duffey, "The effect of elevated temperature on latchup and bit errors in CMOS devices," IEEE Trans. Nucl. Sei., vol. NS-33, pp. 1605-1609, 1986.
37. A.H. Johnston, B. W. Hughlock, and R. E. Plaag, "The effect of temperature un single-particle latchup," IEEE Trans. Nucl. Sei., vol. 38, pp. 1435-1441, 1991.
38. E. Sangiorgi, B. Ricco, and L. Selmi, "Three-dimensional distribution of latch-up current," IEEE Electron Devices Lett., vol. EDL-8, pp. 154-156, 1987.
39. A.G. Lewis, "Latchup suppression in fine-dimension shallow pwell CMOS circuits," IEEE Trans. Electron Devices, vol. ED-31, pp. 1472-1481, 1984.
40. D. Takacs et al., "Comparison of latchup in p- and n-well CMOS circuits," in IEDM Tech. Dig., Dec. 1983, pp. 159-4-163.
41. E. Sangiorgi, M.R. Pinto, S. E. Swirhun, and R. W. Dutton, "Two-dimensional numerical analysis of latchup in a VLSI CMOS technology," IEEE Trans. Computer-Aided Design, vol. CAD-4, pp. 561-574, 1985.
42. R. Rung and H. Momose, "DC holding and dynamic triggering char acteristics of bulk CMOS latchup," IEEE Trans. Electron Devices, vol. ED-30, pp. 1647-1655, 1983.
43. A. Chatterjee et al., "Direct evidence supporting the premise of a twodimensional diode model for the parasitic thyristor in CMOS circuits built on thin Epi," IEEE Electron Devices Lett., vol. 9, pp. 509-511, 1988.
44. W.-H. Chang et al., "A high-performance 0.25 /urn CMOS technology: I-Design and characterization," IEEE Trans. Electron Devices, vol. 39. pp. 959-968, 1992.
45. J.R. Adams and R. J. Sokel, "Neutron irradiation for prevention of latchup in MOS integrated circuits," IEEE Trans. Nucl. Sei., vol. NS-26. pp. 5069-5073, 1979.
46. C.E. Barnes, J. G. Rollins, and D. Hachey, "Neutron-induced latchup immunity in metal gate CMOS integrated circuits," IEEE Trans. Nuc.l. Sei., vol. NS-34, pp. 1769-1774, 1987.
47. C. Mazure, W. Reczek, D. Takacs, and J. Winner!, "Improvement of latchup hardness by geometry and technology tuning," IEEE Trans. Electron Devices, vol. 35, 1609-1616, 1988.
48. J.A. Seitcliik, A. Chatterjee, and P. Yang, "An analytical model of holding voltage for latch-up in epitaxial CMOS," IEEE Electron Devices Lett., vol. EDL-8, pp. 157-159, 1987.
49. R.K. Gupta, I. Sakai, and C. Hu, "Effects of substrate resistance on cmos latchup holding voltage," IEEE Trans. Electron Devices, vol. ED-34, pp. 2309-2316, 1987.
50. A. Amerasekera, S. Tamizh-Selvam, and R.A. Chapman, "Designing latchup robustness in a 0.35 yam technology," in Int. Ret. Phys. Symp., 1994, pp. 280-285.
51. T. Chapuis, H. Constans-Erems, and L. Rosier, "Latchup on CMOS/EP1 devices," IEEE Trans. Nucl. Sei., vol. 37, pp. 1839-1843, 1990.
52. Y. Taur el al., "A self-aligned 1-yum-channel CMOS technology with retrograde u-well and thin epitaxy," IEEE J. Solid-Stale Circuits, vol. SC-20, pp. 123-129, 1985.
53. R.R. Rung, C. J. Dell'Oca, and L. G. Walker, "A retrograde p-well'for higher density CMOS," IEEE Trans. Electron Devices, vol. ED-28, pp. 1115-1119, 1981.
54. B. Davari el al., "A high-performance 0.25 /jm CMOS technology: n-Technology," IEEE Trans. Electron Devices, vol. 39, pp. 967-975, 1992.
55. H.P. Zappe, "Advanced techniques for cmos performance enhancement and latchup control, " Ph.D. dissertation, University of California, Berkeley, 1989.
56. P.V. Gilbert, P. E. Crabtrec,'and S. W. Sun, "Latch-up performance of a sub-0.5 micron inter-well deep trench technology," in Dig. Papers, Int. Electron Devices Meet., 1993, pp. 731-734,
57. S. Bhattacharya, S.K. Banerjee, J. C. Lee, A. F. Tasch, and A. Chat-terjee, "Parametric study of latchup immunity of deep-trench isolated, bulk, nonepitaxial CMOS," IEEE Trans. Electron Devices, vol. 39, pp. 921-931, 1992.
58. J.P. Colinge et al., "High-speed, low-power, implanted buried oxide CMOS circuits," IEEE Electron Devices Lett.. vol. EDL-7. pp. 279-281, 1986.
59. G.G. Shahide et al, "SOI for a 1 V CMOS technology and application to a 512Kb SRAM with 3.5 ns access time," in IEDM Tech. Dig., 1993, pp. 813-126.
60. N.K. Annamalai et al., "A comparison of buried oxide characteristics of single and multiple implant SIMOX and bond and etch back," IEEE Trans. Nucl Sei., vol. 37, pp. 2001-2007, 1990.
61. P.H. Woerlee et al., "A half-micron CMOS technology using ultra-thin silicon on insulator," Digest of Papers, International Electron Device Meeting, pp. 583-586, 1990.
62. A.H. Johnston and M. P. Baze, "Experimental methods for determining latdnip paths in integrated circuits," IEEE Trans. Nucl. Sei., vol. NS-32, pp. 4260-4265, 1985.
63. C. Dufour, P. Gamier, J. Pascal and C. Bieth, "Results of heavy-ion testing using the GANIL accelerator," in Proc. 1991 RADECS Conf., IEEE Doc. 91TH0400-2, 1991, pp. 475-4178.
64. i. Levinson et al., "Single-event latchup (SEL) in IDT SRAMS-Dependence on ion penetration depth," in Proc. 1993 RADECS Conf, IEEE Doc. 93TH0616-3, 1993, pp. 438-4140.
65. F. Estreme et al, "SEU and latch up results for SPARC processors," 1993 Radiation Effects Data Workshop, pp. 13-19, IEEE Doc. 93TH0657-7, 1993.
66. J.G. Rollins, "Estimation of proton upset rates from heavy-inn test data," IEEE Trans. Nucl. Sei., vol. 37, pp. 1961-1965, 1990.
67. E.L. Petersen, "The relationship between proton and heavy ion upset thresholds," IEEE Trans. Nucl. Sei., vol. 39, pp. 1600-1604, 1992.
68. P.J. McNulty. W. G. Abdel-Kader, and W. J. Beauvais, "Simple model for proton-induced latchup," IEEE Trans. Nucl. Sei., vol. 40, pp. 1947-1951, 1993.
69. S. Buchner et al, "Pulsed laser-induced SEU in integrated circuits: A practical method for hardness assurance testing," IEEE Trans. Nucl. Sei., vol. 37, pp. 1825-1831, 1990.