A High-Performance 0.25-μm CMOS Technology: I—Design and Characterization

IEEE Transactions on Electron Devices

Volumn 39, Issue 4, 1992, Pages 959-966

  Chang, Wen Hsing ^a   Davari, Bijan ^a   Wordeman, Matthew R ^a   Taur, Yuan ^a   Hsu, Charles Ching Hsiang ^a   Rodriguez, M D ^a  

^a IBM T J WATSON RESEARCH CENTER   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

LOGIC DEVICES--GATES; OSCILLATORS; SEMICONDUCTING SILICON; TRANSISTORS, FIELD EFFECT;

NAND RING OSCILLATORS;

INTEGRATED CIRCUITS, CMOS;

EID: 0026852069     PISSN: 00189383     EISSN: 15579646     Source Type: Journal    
DOI: 10.1109/16.127489     Document Type: Article

References (17)

1. B. Davari, W. H. Chang, M. R. Wordeman, C. S. Oh, Y. Taur, K. E. Petrillo, D. Moy, J. J. Bucchignano, H. Y. Ng, M. G. Rosenfield, F. J. Hohn, and M. D. Rodriguez, “A high performance 0.25 μm CMOS technology,” in IEDM Tech. Dig., 1988, p. 56.
2. B. Davari, W. H. Chang, K. E. Petrillo, C. Y. Wong, D. Moy, Y. Taur, M. R. Wordeman, J. Y. C. Sun, and C. C-H Hsu, “A high performance 0.25 μm CMOS technology: II—Technology,” this issue, pp. 967–975.
3. S. Ogura, P. J. Tsang, W. W. Walker, D. L. Chritchlow, and J. F. Shepard, “Design and characterization of the lightly doped drain-source (LDD) insulated gate field-effect transistor,” IEEE Trans. Electron Devices, vol. ED-27, 1359, 1980.
4. T. Y. Huang, W. W. Yao, R. A. Martin, A. G. Lewis, M. Koyanagi, and J. Y. Chen, “A novel submicron LDD transistor with inverse-T gate structure,” in IEDM Tech. Dig., 1986, p. 742.
5. W. H. Chang, L. K. Wang, and R. A. Wachnik, “Latch-up studies in a 0.5 micron gate CMOS technology with retrograde n-well,” in Proc. 1st Int. Symp. on ULSI Science and Technology, 1987, p. 80.
6. D. A. Antoniadis, S. E. Hansen, and R. W. Dutton, “SUPREM-II—A program for IC process modeling and simulation,” Stanford Elec. Lab., Tech. Rep. 5019–2, Stanford University, Stanford, CA.
7. R. H. Dennard, F. H. Gaensslen, H. N. Yu, V. L. Rideout, E. Bassous, and A. LeBlanc, “Design of ion-implanted MOSFETs with very small physical dimensions,” IEEE J. Solid-State Circuits, vol. SC-9, p. 256, 1974.
8. L. K. Wang, Y. Taur, D. Moy, R. H. Dennard, K. Chiong, F. Hohn, P. J. Coane, A. Edenfeld, S. Carbaugh, D. Kenney, and S. Schnur, “0.5 micron gate CMOS technology using e-beam/optical mix lithography,” in 1986 VLSI Symp. Dig. (San Diego, CA), p. 13.
9. K. K. Ng and W. T. Lynch, “Analysis of the gate-voltage-dependent series resistance of MOSFET's,” IEEE Trans. Electron Devices, vol. ED-33, p. 965, 1986.
10. G. J. Hu and R. H. Bruce, “Design tradeoffs between surface and buried-channel FET's,” IEEE Trans. Electron Devices, vol. ED-32, 584, 1985.
11. K. Tanaka and M. Fukuma, “Design methodology for deep submicron CMOS,” in IEDM Tech. Dig., 1987, p. 628.
12. B. Davari et al., “Submicron tungsten gate mosfet's with 10 nm gate oxide,” in 1987 Symp. VLSI Tech. Dig., p. 61.
13. J. Y. C. Sun, Y. Taur, R. H. Dennard, and S. P. Klepner, “Submicrometer-channel CMOS for low-temperature operation,” IEEE Trans. Electron Devices, vol. ED-34, p. 19, 1987.
14. K. Terada, and H. Muta, “A new method to determine effective MOSFET channel length,” Japan. J. Appl. Phys., vol. 18, p. 953, 1979.
15. S. Jain, “Measurement of threshold voltages and channel length of submicron MOSFETs,” Proc. Inst. Elec. Eng., vol. 135, pt. I, p. 162, 1988.
16. C. Y. Wong, J. Piccirillo, A. Bhattacharyya, Y. Taur, and H. I. Hanafi, “Sidewall oxidation of poly crystalline-silicon gate,” IEEE Electron Device Lett., vol. 10, p. 420, Sept. 1989.
17. K. K. Ng and G. W. Taylor, “Effects of hot-carrier trapping in n-and p-channel MOSFET's,” IEEE Trans. Electron Devices, vol. ED-30, p. 871, 1983.