Data converters

Data Converters

Volumn , Issue , 2007, Pages 1-440

  Maloberti, Franco ^a  

^a UNIVERSITY OF PAVIA   (Italy)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 84892209853     PISSN: None     EISSN: None     Source Type: Book    
DOI: 10.1007/978-0-387-32486-9     Document Type: Book

References (222)

1. L. R. Rabiner, and B. Gold: Theory and application of digital signal processing - Prentice-Hall, Inc., Englewood Cliffs, New Jersey, 1975.
2. S. W. Smith: The Scientist & Engineer's Guide to Digital Signal Processing. California Technical Publishing, San Diego, California, 1997.
3. A. V. Oppenheim and R. W. Schafer: Discrete-Time Signal Processing. Prentice-Hall, Inc., Englewood Cliffs, New Jersey, 1989.
4. R. Soin, F. Maloberti, and J. Franca: Analogue-Digital ASICs. Peter Peregrinus Ltd., IEE Press, London, 1991.
5. G. Doetsch: Guide to the Applications of the Laplace and z-Transform. Van Nostrand-Reinhold, London, 1971.
6. J. W. Cooley and J. W. Tukey: An algorithm for the machine computation of the complex fourier series, Mathematics of Computation, vol. 19, pp. 297-301, April 1965.
7. R. E. Crochiere and L. R. Rabiner: Interpolation and decimation of digital signals - A tutorial review, Proceedings of the IEEE, vol. 69, pp. 300-331, 1981.
8. H. Sorensen, D. Jones, M. Heideman, and C. Burrus: Real-valued fast Fourier transform algorithms, IEEE Transactions on Acoustics, Speech, and Signal Processing, vol. 35, pp. 849-863, 1987.
9. P. Duhamel and M. Vetterli: Fast fourier transforms: A tutorial review and a state of the art, Signal Processing, vol. 19, pp. 259-299, 1990.
10. A. J. Jerri: The Shannon Samplign Theorem - Its Various Extension and Appications: A Tutorial Review, Proceedings IEEE, Vol. 65, pp. 1565-1596, 1997.
11. J. Albanus: Coding schemes used with data converters, http://focus.ti.com/docs/analog/analoghomepage.jhtm.
12. W. Kester: Seminar material, high speed design techniques: High speed sampling and high speed ADC. http://www.analog.com/support/Design Support.html.
13. EE241: Educational Material, Stanford University: Waves. http://sepwww.stanford.edu/ftp/prof/waves/toc html.
14. M. Gustavson, J. J. Wikner, and N. N. Tan: CMOS Data Converters for Communications, Kluwer Academic Publishers, Dordrecht, The Netherland, 2000.
15. Working Group of the IEEE Instrumentation and Measurement Society: IEEE Std 1241-2000: IEEE Standards for Terminology and Test Method for Analog-to-Digital Converters. IEEE, 2001.
16. W. Kester (ed.): The Data Converter Handbook. Elsevier's Science & Technology, Burlington, MA, 2005.
17. F. Maloberti: High-speed data converters for communication systems, in IEEE Circuits and Systems Magazine, vol. 1, no. 1, pp. 26-36, 2001.
18. H. J. Casier: Requirements for embedded data converters in an ADSL communication system, in International Conference on Electronics, Circuits and Systems, ICECS 2001, vol. 1, pp. 489-492, 2001.
19. F. H. Irons, K. Riley, D. Hummels, and G. Friel: The noise power ratio-theory and adc testing, IEEE Transactions on Instrumentation and Measurement, vol. 49, no. 3, pp. 659-665, 2000.
20. M. Vogels and G. Gielen: Architectural selection of A/D converters, in Proceedings of Design Automation Conference, pp. 974-977, 2003.
21. Analog Devices: Data Converters information and data sheets. http://www.analog.com.
22. Maxim: Data Converters information and data sheets. http://www.maxim-ic. com.
23. ST Microelectronics: Data Converters information and data sheets. http://www.st.com.
24. Texas Instruments: Data Converters information and data sheets. http://www.ti.com.
25. D. A. Johns and K. Martin: Analog Integrated Circuits Design. John Wiley and Sons, New York, NY, 1997.
26. F. Maloberti: Analog Design for CMOS VLSI Systems. Kluwer Academic Press, Boston, Dordrecht, London, 2001.
27. R. Van De Plassche: CMOS Integrated Analog-to-Digital and Digital-to-Analog Converters. Kluwer Academic Press, Boston, Dordrecht, London, 2003.
28. D. H. Hoeschelle: Analog-to-Digital and Digital-to-Analog Convertsion Techniques. John Wiley and Sons, New York, NY, 1994.
29. M. J. M. Pelgrom, A. C. J. Duinmaijer, and A. P. G. Welbers: Matching properties of MOS transistors, IEEE Journal of Solid-State Circuits, vol. 24, 1290-1297, 1989.
30. J. Huang: Resistor termination in D/A and A/D converters, IEEE Journal of Solid-State Circuits, vol. 15, pp. 1084-1087, December 1980.
31. Y. Chiu, B. Nikolic, and P. R. Gray: Scaling of analog-to-digital converters into ultra-deepsubmicron CMOS, IEEE Custom Integrated Circuits Conference, pp. 375-382, 2005.
32. J. Shyu, G. C. Temes, and K. Yao: Random errors in MOS capacitors, IEEE Journal of Solid-State Circuits, vol. SC-17, pp. 1070-1076, 1982.
33. D. J. Dooley: A complete monolithic 10-b D/A converter, IEEE Journal of Solid-State Circuits, vol. 8, pp. 404-408, December 1973.
34. J. A. Schoeff: An inherently monotonic 12 bit DAC, IEEE Journal of Solid-State Circuits, vol. 14, pp. 904-911, 1979.
35. R. J. Van De Plassche and D. Goedhart: A monolithic 14-bit D/A converter, IEEE Journal of Solid-State Circuits, vol. 14, pp. 552-556, 1979.
36. J. R. Naylor: A complete high-speed voltage output 16-bit monolithic DAC, IEEE Journal of Solid-State Circuits, vol. 18, pp. 729-735, 1983.
37. K. Maio, S. I. Hayashi, M. Hotta, T. Watanabe, S. Ueda, and N. Yokozawa: A 500-MHz 8-bit D/A converter, IEEE Journal of Solid-State Circuits, vol. 20, no. 6, pp. 1133-1137, 1985.
38. M. Pelgrom: A 50MHz 10-bit CMOS digital-to-analog converter with 75 Ω buffer, IEEE International Solid-State Circuits Conference, vol. XXXIII, pp. 200-201, 1990.
39. S. Brigati, G. Caiulo, F. Maloberti, and G. Torelli: Active compensation of parasitc capacitances in a 10 bit 50 MHz CMOS D/A converter, in IEEE Custom Integrated Circuit Conference, pp. 719-722, 1994.
40. M. P. Kennedy: On the robustness of R-2R ladder DAC's, IEEE Transactions on Circuits and Systems, vol. 47, pp. 109-116, Feb. 2000.
41. Lei Wang, Y. Fukatsu, and K. Watanabe: Characterization of current-mode CMOS R-2R ladder digital-to-analog converters, IEEE Transactions on Instrumentation and Measurement, vol. 50, pp. 1781-1786, 2001
42. R. E. Suarez, P. R. Gray, and D. A. Hodges: All-MOS charge redistribution analog-to-digital conversion techniques-Part II, IEEE Journal of Solid-State Circuits, vol. SC-10, pp. 379-385, 1975.
43. P. R. Gray, D. A. Hodges, D. A. Hodges, Y. P. Tsividis, and J. Chacko, Jr.: Companded Pulse-Code Modulation Voice Codec Using Monolithic Weighted Capacitor Arrays, IEEE Journal of Solid-State Circuits, vol. SC-10, pp. 497-499, 1975.
44. J. F. Albarrán and D. A. Hodges: A charge-transfer multiplying digital-to-analog converter, IEEE Journal of Solid-State Circuits, vol. 11, pp. 772-779, 1976.
45. Y. S. Yee, L. M. Terman, and L. G. Heller: A Two-Stage Weighted Capacitor Network for D/A-A/D Conversion, IEEE Journal of Solid-State Circuits, vol. 14, pp. 778-781, 1979.
46. G. Manganaro, S. Kwak, and A. R. Bugeja: A dual 10-b 200-MSPS pipelined D/A converter with DLL-based clock synthesizer, IEEE Journal of Solid-State Circuits, vol. SC-39, pp. 1829-1838, 2004.
47. T. Miki, Y. Nakamura, M. Nakaya, S. Asai, Y. Akasaka, and Y. Horiba: An 80-MHz 8-bit CMOS D/A converter, IEEE Journal of Solid-State Circuits, vol. 21, pp. 983-988, 1986
48. A. Cremonesi, F. Maloberti, and G. Polito: A 100-MHz CMOS DAC for video-graphic systems, Journal of Solid-State Circuits, vol. 24, pp. 635-639, 1989.
49. J. Bastos, A. M. Marques, M. S. J. Steyaert, and W. Sansen: A 12-bit intrinsic accuracy highspeed CMOS DAC", IEEE Journal of Solid-State Circuits, vol. 33, pp. 1959-1969, 1998.
50. 2 random walk CMOS DAC, IEEE Journal of Solid-State Circuits, vol. 34, pp. 1708-1718, 1999.
51. A. R. Bugeja, B. Song, P. L. Rakers, and S. F. Gillig: A 14-b, 100-MS/s CMOS DAC designed for spectral performance, IEEE Journal of Solid-State Circuits, vol. 34, pp. 1719-1732, 1999.
52. A. R. Bugeja and B. Song: A self-trimming 14-b 100-MS/s CMOS DAC, IEEE Journal of Solid-State Circuits, vol. 35, pp. 1841-1852, 2000.
53. 2, IEEE Journal of Solid-State Circuits, vol. SC-39, pp. 1064-1072, 2004.
54. T. Ueno, T. Yamaji, and T. Itakura: A 1.2-V, 12-bit, 200MSample/s current-steering D/A converter in 90-nm CMOS, 2005 IEEE Custom Integrated Circuits Conference, pp. 747-750, 2005
55. M. Choe, K. Baek, and M. Teshome: A 1.6-GS/s 12-bit return-to-zero GaAs RF DAC for multiple nyquist operation, IEEE Journal of Solid-State Circuits, vol. SC-40, pp. 2456-2468, 2005.
56. W. D. Mack, M. Horowitz, and R. A. Blauschild: A 14 bit dual-ramp DAC for digital-audio systems, IEEE Journal of Solid-State Circuits, vol. 17, pp. 1118-1126, 1982.
57. M. Pelgrom, M. Rooda: An Algorithmic15-bitCMOS Digital-to-Analog Converter, IEEEJournal of Solid-State Circuits, vol. 23, pp. 1402-1405, 1988.
58. P. Allen and D. R. Holberg: CMOS Analog Circuit Design. Oxford University Press, New York, Oxford, 2002.
59. M. Gustavsson, J. J. Wikner, and N. N. Tan: CMOS Data Converters for Communications. Kluwer Academic Press, Boston, Dordrecht, London, 2000.
60. H. R. Kaupp: Waveform degradation in VLSI interconnections, IEEE Journal of Solid-State Circuits, vol. 24, 1150-1153, 1989.
61. M. J. McNutt, S. Le Marquis, and J. L. Dunkley: Systematic capacitance matching errors and corrective layout procedures, IEEE Journal of Solid-State Circuits, vol. 29, pp. 611-616, 1994.
62. C. L. Portmann and T. H. Y. Meng: Power-efficient metastability error reduction in CMOS flash A/D converters, IEEE Journal of Solid-State Circuits, vol. 31, pp. 1132-1140, 1996.
63. J. G. Peterson: A monolithic video A/D converter, IEEE Journal of Solid-State Circuits, vol. 14, pp. 932-937, 1979.
64. A. G. F. Dingwall and V. Zazzu: An 8-MHz CMOS subranging 8-bit A/D converter, IEEE Journal of Solid-State Circuits, vol. 20, pp. 1138-1143, 1985.
65. Geelen, G.: A 6 b 1.1 GSample/s CMOS A/D converter, 2001 IEEE International Solid-State Circuits Conference, pp. 128-129, 2001, Digest of Technical Papers. ISSCC. 2001.
66. M. Choi and A. A. Abidi: A 6-b 1.3-Gsample/s A/D converter in 0.35-μ m CMOS, IEEE Journal of Solid-State Circuits, vol. 36, pp. 1847-1858, 2001.
67. R. J. Van De Plassche and R. E. J. Van Der Grift: A high-speed 7 bit A/D converter, IEEE Journal of Solid-State Circuits, vol. 14, pp. 938-943, 1979.
68. C. Moreland, F. Murden, M. Elliott, J. Young, M. Hensley, and R. Stop: A 14-bit 100-Msample/s subranging ADC, IEEE Journal of Solid-State Circuits, vol. 35, pp. 1791-1798, 2000.
69. 2 0.13-μ CMOS, IEEE Journal of Solid-State Circuits, vol. 39, pp. 2116-2125, 2004.
70. H. Kimura, A. Matsuzawa, T. Nakamura, and S. Sawada: A 10-b 300-MHz interpolated-parallel A/D converter, IEEE Journal of Solid-State Circuits, vol. 28, pp. 438-446, 1993.
71. B. Nauta and A. G. W. Venes: A 70-MS/s 110-mW 8-b CMOS folding and interpolating A/D converter, IEEE Journal of Solid-State Circuits, vol. 30, pp. 1302-1308, 1995.
72. P. Vorenkamp and R. Roovers: A 12-b, 60-MSample/s cascaded folding and interpolating ADC, IEEE Journal of Solid-State Circuits, vol. 32, pp. 1876-1886, 1997.
73. M. P. Flynn and B. Sheahan: A 400-Msample/s, 6-b CMOS folding and interpolating ADC, IEEE Journal of Solid-State Circuits, vol. 33, pp. 1932-1938, 1998.
74. R. Taft, C. Menkus, M. R. Tursi, O. Hidri, and V. Pons: A 1.8V1.6 GS/s 8 b self-calibrating folding ADC with 7.26 ENOB at Nyquist frequency, ISSCC Dig. Tech. Papers, pp. 252-253, 2004.
75. W. C. Black Jr. and D. A. Hodges: Time interleaved converter arrays, IEEE Journal of Solid-State Circuits, vol. 15, pp. 1022-1029, 1980.
76. A. Petraglia and S. K. Mitra: Analysis of mismatch effects among A/D converters in a timeinterleaved waveform digitizer, IEEE Transactions on Instrumentation and Measurement, vol. 40, pp. 831-835, 1991.
77. R. Khoini-Poorfard, R. B. Lim, and D. A. Johns: Time-interleaved oversampling A/D converters: theory and practice, IEEE Transaction on Circ. and Systems, II, pp. 634-635, 1997.
78. S. Limotyrakis, S. D. Kulchycki, D. K. Su, and B. A. Wooley: A 150-MS/s 8-b 71-mW CMOS time-interleaved ADC, IEEE Journal of Solid-State Circuits, vol. 40, pp. 1057-1067, 2005.
79. K. Bacrania: A 12-bit successive-approximation-type ADC with digital error correction, IEEE Journal of Solid-State Circuits, vol. 21, pp. 1016-1025, 1986.
80. Gardino and F. Maloberti: High Resolution Rail-To-Rail ADC in CMOS Digital Technology, IEEE Proc. ISCAS 99, pp. II-339/II-342, 1999.
81. G. Promitzer: 12-bit Low-power fully differential switched capacitor noncalibrating successive approximation ADC with 1 MS/s, IEEE Journal of Solid-State Circuits, vol. 36, pp. 1138-1143, 2001.
82. N. Verma and A. P. Chandrakasan: A 25 μW 100kS/s ADC for Wireless Micro-Sensor Applications, IEEE Intern. Solid State Circ. Conf., Vol. 49, pp. 222-223, 2006.
83. S. H. Lewis and P. R. Gray: A pipelined 5-Msample/s 9-bit analog-to-digital converter, IEEE Journal of Solid-State Circuits, vol. 22, pp. 954-961, 1987.
84. K. Nagaraj, H. S. Fetterman, J. Anidjar, S. H. Lewis, and R. G. Renninger: A 250-mW, 8-b, 52-Msamples/s parallel-pipelined A/D converter with reduced number of amplifiers, IEEE Journal of Solid-State Circuits, vol. 32, pp. 312-320, 1997.
85. I. Mehr and L. Singer: A 55-mW, 10-bit, 40-Msample/s Nyquist-rate CMOS ADC, IEEE Journal of Solid-State Circuits, vol. 35, pp. 318-325, March 2000.
86. B. Min, P. Kim, F. W. Bowman III, D. M. Boisvert, and A. J. Aude: A 69-mW 10-bit 80-MSample/s pipelined CMOS ADC, IEEE Journal of Solid-State Circuits, vol. 38, pp. 2031-2039, 2003
87. P. Li, M. J. Chin, P. R. Gray, and R. Castello: A ratio-independent algorithmic analog-to-digital conversion technique, IEEE Journal of Solid-State Circuits, vol. 19, pp. 828-836, 1984
88. R. Gregorian and G. C. Temes: Analog MOS Integrated Circuits for Signal Processing, John Wiley & Sons, Inc., 1986.
89. D. A. Johns and K. Martin: Analog Integrated Circuit Design. John Wiley & Sons, New York, 1997.
90. F. Maloberti: Analog Design for CMOS-VLSI Systems. Kluwer Academic Press, Boston, Dordrecht, London, 2001.
91. P. R. Gray, P. J. Hurst, S. H. Lewis, and R. G. Mayer: Analysis and Design of Analog Integrated Circuits. John Wiley & Sons, New York, 2001.
92. P. E. Allen and D. R. Holberg: CMOS Analog Circuit Design. Oxford University Press, New York, Oxford, 2002.
93. K. Poulton, J. J. Corcoran and T. Hornak: A 1-GHz 6-bit ADC System, IEEE Journal of Solid-state Circuits, vol. 22, pp. 962-970, 1987.
94. P. Vorenkamp and J. Verdaasdonk: Fully Bipolar, 120-Msample/s 10-b Track-and-Hold Circuit, IEEE Journal of Solid-state Circuits, vol. 27, pp. 988-992, 1992.
95. F. Murden and R. Gosser: 12b 50MSample/s two-stage A/D converter, 1995 IEEE International Solid-State Circuits Conference, pp. 287-279, ISSCC. 1995.
96. C. Fiocchi, U. Gatti, and F. Maloberti: A 10 b 250 MHz BiCMOS track and hold, IEEE International Solid-State Circuits Conference, pp. 144-145, ISSCC. 1997.
97. C. Moreland, F. Murden, M. Elliot, J. Young, M. Hensley, and R. Stop: A 14-bit 100-Msample/s Subranging ADC, IEEE Journal of Solid-state Circuits, vol. 35, pp. 1791-1798, 2000.
98. P. J. Lim and B. A. Wooley: A High-Speed Sample-and-Hold Technique Using a Miller Hold Capacitance, IEEE Journal of Solid-state Circuits, vol. 26, pp. 643-651, 1991.
99. U. Gatti, F. Maloberti, and G. Palmisano: An accurate CMOS sample-and-hold circuit, IEEE Journal of Solid-State Circuits, vol. 28, 120-122, 1992.
100. B. J. Siew and C. Hu: Switched Induced Error Voltage on a Swithced Capacitor, IEEE Journal of Solid-state Circuits, vol. 19, pp. 519-525, 1984.
101. W. B. Wilson, et al.: Measurement and Modeling of Charge Feedthrough in N-Channel MOS AnalogSwitches, IEEE J. Solid-StateCircuits, vol. SC-20, pp. 1206-1213, 1985.
102. G. Wegmann, E. A. Vittoz, and F. Rahali: Charge Injection in Analog MOS Switches, IEEE Journal of Solid-State Circuits, vol. 22, 1091-1097, 1987.
103. C. Eichenberger and W. Guggernbuhl: Charge Injection in Analog CMOS Switches, IEEProceedings-G, vol. 138, pp. 155-159, 1991.
104. F. Maloberti, F. Francesconi, P. Malcovati, and O. J. A. P. Nys: Design Considerations on Low-Voltage Low-Power Data Converters, IEEE Transactions on Circuits and Systems-I: Fundamental Theory and Applications, vol. 42, no. 11, pp. 853-863, 1995.
105. A. Baschirotto and R. Castello: A 1-V 1.8-MHz CMOS switched-opamp SC filter with rail-to-rail output swing, IEEE J. Solid-State Circuits, vol. 32, no. 12, pp. 1979-1986, 1997.
106. J. R. Naylor and M. A. Shill: Bootstrapped FET Sampling Switch, United States Patent 5, 172, 019, December, 15, 1992.
107. A. M. Abo and P. R. Gray: A 1.5-V, 10-bit, 14.3-MS/s CMOS pipeline analog-to-digital converter, IEEE J. Solid State Circuits, vol. 34, pp. 599-606, 1999.
108. D. Aksin, M. Al-Shyoukh, and F. Maloberti: Switch Bootstrapping for Precise Sampling Beyond Supply Voltage, IEEE J. Solid State Circuits, vol. 41, pp. 1938-1943, 2006.
109. B. D. Smith: An unusual electronic analog-digital conversion method, IRE Transaction on Instrumentations, vol. 5, pp. 155-160, 1956.
110. A. Abel and K. Kurtz: Fa st A D C, IEEE Transaction Nuclear Sciences, vol. NS-22, pp. 446-451, 1975.
111. M. P. Flynn and B. Sheahan: A 400-Msample/s, 6-b CMOS folding and interpolating ADC, IEEE Journal of Solid-State Circuits, vol. 33, pp. 1932-1938, 1998.
112. B. Fotouhi: All-MOS voltage-to-current converter, IEEE Journal of Solid-State Circuits, vol. 36, pp. 147-151, 2001.
113. R. R. Torrance, T. R. Viswanathan, and J. V. Hanson: CMOS voltage to current transducers, IEEE Transaction on Circuits and Systems, vol. CAS-32, pp. 1097-1104, 1985.
114. J. J. F. Rijns: CMOS low distortion high-frequency variable-gain amplifier, IEEE J. Solid-State Circuits, vol. 31, pp. 1029-1035, 1996.
115. J. Candy and G. Temes: Oversampling Delta-Sigma Data Converters: Theory, Design and Simulation, New York: IEEE Press, 1992.
116. S. R. Norsworthy, R. Schreier, and G. C. Temes: Delta-Sigma Data Converters Theory, Design, and Simulation, New York, NY: IEEE Press, 1997.
117. R. Schreier, and G. C. Temes: Understanding Delta-Sigma Data Converters, New York, NY: J. Wiley & Sons, NJ, 2005.
118. F. De Jager: Delta modulation, a method of PCM transmission using the 1-unit code, Philips Research Rep., no. 7, pp. 442-466, 1952.
119. J. B. O'Neal and R. W. Stroh: Differential PCM for speech and data signals, IEEE Trans. on Communications, vol. COMM-20, pp. 900-912, 1972.
120. J. C. Candy and O. J. Benjamin: The Structure of Quantization Noise from Sigma-Delta Modulation, IEEE Trans. Communications, vol. COM-29, pp. 1316-1323, 1981.
121. J. C. Candy: A Use of Double Integration in Sigma Delta Modulation, IEEE Trans. on Communications, vol. COM-33, pp. 249-258, 1985.
122. R. Koch, B. Heise, F. Eckbauer, E. Engelhardt, J. A. Fisher, and F. Parzefall: A 12-bit sigma-delta analog-to-digital converter with a 15-MHz clock rate, IEEE Journal of Solid-State Circuits, vol. 21, pp. 1003-1010, 1986.
123. S. H. Ardalan and J. J. Paulos: An analysis of nonlinear behavior in delta - sigma modulators, IEEE Trans. Circuit Syst., vol. CAS-34, pp. 593-603, 1987.
124. S. R. Norsworthy, I. G. Post, and H. S. Fetterman: A 14-bit 80-kHz sigma-delta A/D converter: Modeling, design and performance evaluation, IEEE Journal of Solid-State Circuits, vol. 24, pp. 256-266, 1989.
125. R. M. Gray, W. Chou, and P. W. Wong: Quantization Noise in Single-Loop Sigma-Delta Modulation with Sinusoidal Inputs, IEEE Trans. Communications, vol. COM-37, pp. 956-968, 1989.
126. R. M. Gray: Spectral Analysis of Quantization Noise in a Single-Loop Sigma-Delta Modulator with dc Input, IEEE Trans. Communications, vol. COM-37, pp. 588-599, 1989.
127. B. P. Brandt, D. E. Wingard, and B. A. Wooley: Second-order sigma-delta modulation for digitalaudio signal acquisition, IEEE Journal of Solid-State Circuits, vol. 26, pp. 618-627, 1991.
128. B. E. Boser and B. A. Wooley: The design of sigma-delta modulation analog-to-digital converters, IEEE Journal of Solid-State Circuits, vol. 23, pp. 1298-1308, 1988.
129. J. Silva, U. Moon, J. Steensgaard, and G. Temes: Wideband low-distortion delta-sigma ADC topology, Electron. Lett., vol. 37, pp. 737-738, 2001.
130. A. A. Hamoui and K. W. Martin: High-order multibit modulators and pseudo data-weightedaveraging in low-oversampling ΣΔ ADC's for broadband applications, IEEE Transaction on Circuits Syst. I, vol. 51, pp. 72-85, 2004.
131. K. Nam, S. Lee, D. K. Su, and B. A. Wooley: A low-voltage low-power sigma-delta modulator for broadband analog-to-digital conversion, IEEE Journal of Solid-State Circuits, vol. 40, pp. 1855-1864, 2005.
132. L. Schuchman: Dither signals and their effect on quantization noise, IEEE Trans. Communications Tech., vol. COMM-12, pp. 162-165, 1964.
133. K. Nagaraj, T. R. Viswanathan, K. Singhal, and J. Vlach: Switched-capacitor circuits with reduced sensitivity to amplifier gain, IEEE Trans. Circuit Syst., vol. CAS-34, pp. 571-574, 1987.
134. L. Le Toumelin, P. Carbou, Y. Leduc, P. Guignon, J. Oredsson, and A. Lindberg: A 5-V CMOS line controller with 16-b audio converters, IEEE Journal of Solid-State Circuits, vol. 27, pp. 332-342, 1992.
135. P. J. Hurst, R. A. Levinson, and D. J. Block: A switched-capacitor delta-sigma modulator with reduced sensitivity to op-amp gain, IEEE Journal of Solid-State Circuits, vol. 28, pp. 691-696, 1993.
136. J. W. Fattaruso, S. Kiriaki, M. De Wit, and G. Warwar: Self-calibration techniques for a secondorder multibit sigma-delta modulator, IEEE Journal of Solid-State Circuits, vol. 28, pp. 1216-1223, 1993.
137. P. Ju, K. Suyama, P. F. Ferguson Jr., and W. Lee: A 22-kHz multibit switched-capacitor sigmadelta D/A converter with 92 dB dynamic range, IEEE Journal of Solid-State Circuits, vol. 30, pp. 1316-1325, 1995.
138. V. Peluso, M. S. J. Steyaert, and W. Sansen: A 1.5-V-100- μWΣΔ modulator with 12-b dynamic range using the switched-opamp technique, IEEE Journal of Solid-State Circuits, vol. 32, pp. 943-952, July 1997.
139. W. Wey and Y. Huang: A CMOS delta-sigma true RMS converter, IEEE Journal of Solid-State Circuits, vol. 35, pp. 248-257, 2000.
140. J. A. Cherry and W. M. Snelgrove: Continuous-Time Delta-Sigma Modulators for High-Speed A/D Conversion: Theory, Practice and Fundamental Performance, Kluwer Academic Publishers, Norwell, MA 2000.
141. A. Rodriguez-Vasquez, F. Medeiro, and E. Janssens: CMOS Telecom Data Converters, Kluwer Academic Publishers, Boston, Dordrecht, London, 2003.
142. T. Leslie and B. Singh: An improved sigma-delta modulator architecture, Proc. IEEE ICASSP, pp. 372-375, May 1990.
143. S. Kiaei, S. Abdennadher, G. C. Temes, and Y. Yang: Adaptive digital correction for dual quantization ΣΔ modulators, IEEE Int. Symp. on Circ. and Syst., vol. 2, pp. 1228-1230, 2003.
144. J. Yu and F. Maloberti: A low-power multi-bit ΣΔ modulator in 90-nm digital CMOS without DEM, IEEE Journal of Solid-State Circuits, vol. 40, pp. 2428-2436, 2005.
145. Y. Matsuya, K. Uchimura, A. Iwata, and T. Kaneko: A 17-bit oversampling D-to-A conversion technology using multistage noise shaping, IEEE Journal of Solid-State Circuits, vol. 24, pp. 969-975, 1989.
146. B. P. D. Signore, D. A. Kerth, N. S. Sooch, and E. J. Swanson: A monolithic 20-b delta-sigma A/D converter, IEEE Journal of Solid-State Circuits, vol. 25, pp. 131-1317, 1990.
147. P. Ferguson Jr., A. Ganesan, R. Adams, S. Vincelette, R. Libert, A. Volpe, D. Andreas, A. Charpentier, and J. Dattorro: An 18b 20KHz dual ΣΔ A/D converter, IEEE International Solid-State Circuits Conference, vol. XXXIV, pp. 68-69, February 1991.
148. D. B. Ribner, R. D. Baertsch, S. L. Garverick, D. T. McGrath, J. E. Krisciunas, and T. Fujii: A third-order multistage sigma-delta modulator with reduced sensitivity to nonidealities, IEEE Journal of Solid-State Circuits, vol. 26, pp. 1764-1774, 1991.
149. T. Ritoniemi, E. Pajarre, S. Ingalsuo, T. Husu, V. Eerola, and T. Saramaki: A stereo audio sigmadelta A/D-converter, IEEE Journal of Solid-State Circuits, vol. 29, pp. 1514-1523, 1994.
150. L. A. Williams III and B. A. Wooley: A third-order sigma-delta modulator with extended dynamic range, IEEE Journal of Solid-State Circuits, vol. 29, pp. 193-202, 1994.
151. B.-S. Song: A fourth-order bandpass delta-sigma modulator with reduced number of op amps, IEEE Journal of Solid-State Circuits, vol. 30, pp. 1309-1315, 1995.
152. J. Grilo, I. Galton, K. Wang, and R. G. Montemayor: A 12-mW ADC deltasigma modulator with 80 dB of dynamic range integrated in a single-chip Bluetooth transceiver, IEEE Journal of Solid-State Circuits, vol. 37, pp. 271-278, 2002.
153. J. Morizio, M. Hoke, T. Kocak, C. Geddie, C. Hughes, J. Perry, S. Madhavapeddi, M. H. Hood, G. Lynch, H. Kondoh, T. Kumamoto, T. Okuda, H. Noda, M. Ishiwaki, T. Miki, and M. Nakaya: 14-bit 2.2-MS/s sigma-delta ADC's, IEEE Journal of Solid-State Circuits, vol. 35, pp. 968-976, 2000.
154. L. J. Breems, R. Rutten, and G. Wetzker: A cascaded continuous-time ΣΔ modulator with 67-dB dynamic range in 10-MHz bandwidth, IEEE Journal of Solid-State Circuits, vol. 39, pp. 2152-2160, 2004.
155. V. P. Petkov and B. E. Boser: A fourth-order ΣΔ interface for micromachined inertial sensors, IEEE Journal of Solid-State Circuits, vol. 40, pp. 1602-1609, 2005.
156. J. M. De La Rosa, S. Escalera, B. Perez-Verdu, F. Medeiro, O. Guerra, R. Del Rio, and A. Rodriguez-Vazquez: A CMOS 110-dB at 40-kS/s programmable-gain chopper-stabilized third-order 2-1 cascade sigma-delta modulator for low-power high-linearity automotive sensor ASICs, IEEE Journal of Solid-State Circuits, vol. 40, pp. 2246-2264, 2005.
157. J. A. Cherry and W. M. Snelgrove: Excess loop delay in continuous-time deltasigma modulators, IEEE Trans. Circuits and Systems-II, vol. 46, pp. 376-389, 1999.
158. J. A. Cherry and W. M. Snelgrove: Clock jitter and quantizer metastability in continuous-time delta-sigma modulators, IEEE Trans. Circuits and Systems-II, vol. 46, pp. 661-676, 1999.
159. J. A. E. P. Van Engelen, R. J. Van De Plassche, E. Stikvoort, and A. G. Venes: A Sixth-Order Continuous-Time Bandpass Sigma-Delta Modulator for Digital Radio IF. IEEE Journal of Solid-State Circuits, vol. 34 pp. 1753-1764, 1999.
160. R. H. M. Van Veldhoven: A triple-mode continuous-time ΣΔ modulator with switched-capacitor feedback DAC for a GSM-EDGE/CDMA2000/UMTS receiver, IEEE Journal of Solid-State Circuits, vol. 38, pp. 2069-2076, 2003.
161. F. Gerfers, M. Ortmanns, and Y. Manoli: A 1.5-V 12-bit power-efficient continuous-time thirdorder sigma-delta modulator, IEEE Journal of Solid-State Circuits, vol. 38, pp. 1343-1352, August 2003.
162. S. Jan: Base-band continuous-time ΣΔ Analog-to-Digital Conversion for ADSL applications, Ph. D. Thesis, Texas A&M University, 2002.
163. H. Aboushady: Design for reuse of current-mode continuous-time ΣΔ Analog-to-Digital Converters, Ph. D. Thesis, University of Paris VI, 2003.
164. K. Philips, P. A. C. M. Nuijten, R. L. J. Roovers, A. H. M. Van Roermund, F. M. Chavero, M. T. Pallares, and A. Torralba: A continuous-time ΣΔ ADC with increased immunity to interferers, IEEE Journal of Solid-State Circuits, vol. 39, pp. 2170-2178, 2004.
165. J. A. E. P. Van Engelen, R. J. Van De Plassche, E. Stikvoort, and A. G. Venes: A sixth-order continuous-time bandpass sigma-delta modulator for digital radio IF, IEEE Journal of Solid-State Circuits, vol. 34, pp. 1753-1764, 1999.
166. F. W. Singor and M. Snelgrove: 10.7MHz bandpass delta-sigma A/D modulators, 1994 IEEE Custom Integrated Circuits Conference, pp. 163-166, 1994.
167. F. Francesconi, G. Caiulo, V. Liberali, and F. Maloberti: A 30-mW 10.7-MHz pseudo-N-path sigma-delta band-pass modulator, IEEE VLSI Symposium, Vol. 10, pp. 60-61, 1996.
168. Bang-SupSong: A fourth-order bandpass delta-sigma modulator with reduced numbers of op amps, IEEE Journal of Solid-State Circuits, vol. 30, pp. 1309-1315, 1995.
169. R. Maurino and P. Mole: A 200-MHz IF 11-bit fourth-order bandpass ΣΔ ADC in SiGe, IEEE Journal of Solid-State Circuits, vol. 35, pp. 959-967, 2000.
170. T. O. Salo, S. J. Lindfors, T. M. Hollman, J. A. M. Jarvinen, and K. A. I. Halonen: 80-MHz bandpass sigma-delta modulators for multimode digital IF receivers, IEEE Journal of Solid-State Circuits, vol. 38, pp. 464-474, 2003.
171. V. Colonna, G. Gandolfi, F. Stefani, and A. Baschirotto: A 10.7-MHz self-calibrated switchedcapacitor-based multibit second-order bandpass ΣΔ modulator with on-chip switched buffer, IEEE Journal of Solid-State Circuits, vol. 39, pp. 1341-1346, 2004.
172. F. Ying and F. Maloberti: A mirror image free two-path bandpass ΣΔ modulator with 72dB SNR and 86dB SFDR, IEEE International Solid-State Circuits Conference, vol. XVII, pp. 84-85, 2004.
173. R. Adams and T. Kwan: A stereo asynchronous digital sample-rate converter for digital audio, IEEE Journal of Solid-State Circuits, vol. 29, pp. 481-488, 1994.
174. P. Ju, K. Suyama, P. F. Ferguson Jr., and Wai Lee: A 22-kHz multibit switched-capacitor sigmadelta D/A converter with 92 dB dynamic range, IEEE Journal of Solid-State Circuits, vol. 30, pp. 1316-1325, 1995.
175. T. Kwan, R. Adams, and R. Libert: A stereo multibit ΣΔ DAC with asynchronous master-clock interface, IEEE Journal of Solid-State Circuits, vol. 31, pp. 1881-1887, 1996.
176. S. Rabii and B. A. Wooley: A 1.8-V digital-audio sigma-delta modulator in 0.8-μm CMOS, IEEE Journal of Solid-State Circuits, vol. 32, pp. 783-796, 1997.
177. V. Peluso, P. Vancorenland, A. M. Marques, M. S. J. Steyaert, and W. Sansen: A 900-mV lowpower ΣΔ A/D converter with 77-dB dynamic range, IEEE Journal of Solid-State Circuits, vol. 33, pp. 1887-1897, 1998.
178. I. Fujimori and T. Sugimoto: A 1.5 V, 4.1 mW dual-channel audio delta-sigma D/A converter, IEEE Journal of Solid-State Circuits, vol. 33, pp. 1863-1870, 1998.
179. R. Adams, K. Q. Nguyen, and K. Sweetland: A 113-dB SNR oversampling DAC with segmented noise-shaped scrambling, IEEE Journal of Solid-State Circuits, vol. 33, pp. 1871-1878, 1998.
180. M. Annovazzi, V. Colonna, G. Gandolfi, F. Stefani, and A. Baschirotto: A low-power 98-dB multibit audio DAC in a standard 3.3-V 0.35-μm CMOS technology, IEEE Journal of Solid-State Circuits, vol. 37, pp. 825-834, 2002.
181. J. McClellan, T. Parks, and L. Rabiner: FIR linear phase filter design program, Programs for Digital Signal Processing, IEEE Press, Piscataway, NJ, ch. 5.1, 1979.
182. R. Crochiere and L. Rabiner: Multirate Digital Signal Processing, Prentice-Hall, Englewood Cliffs, NJ, 1983.
183. A. P. Chandrakasan and R. W. Brodersen: Low Power Digital CMOS Design, Kluwer, Norwell, MA, 1995.
184. P. Li, M. J. Chin, P. R. Gray, and R. Castello: A ratio-independent algorithmic analog-to-digital conversion technique, IEEE Journal of Solid-State Circuits, vol. 19, pp. 828-836, 1984.
185. C. Shih and P. R. Gray: Reference refreshing cyclic analog-to-digital and digital-to-analog converters, IEEE Journal of Solid-State Circuits, vol. 21, pp. 544-554, 1986.
186. H. Ohara, H. X. Ngo, M. J. Armstrong, C. F. Rahim, and P. R. Gray: A CMOS programmable self-calibrating 13-bit eight-channel data acquisition peripheral, IEEE Journal of Solid-State Circuits, vol. 22, pp. 930-938, 1987.
187. B. Song, M. F. Tompsett, and K. R. Lakshmikumar: A 12-bit 1-Msample/s capacitor erroraveraging pipelined A/D converter, IEEE Journal of Solid-State Circuits, vol. 23, pp. 1324-1333, 1988.
188. M. Mitsuishi, H. Yoshida, M. Sugawara, Y. Kunisaki, S. Nakamura, S. Nakaigawa, and H. Suzuki: A sub-binary-weighted current calibration technique for a 2.5V 100MS/s 8bit ADC, Proceedings of the 24th European Solid-State Circuits Conference, pp. 420-423, 1998.
189. H. Lee: A 12-b 600 ks/s digitally self-calibrated pipelined algorithmic ADC, IEEE Journal of Solid-State Circuits, vol. 29, pp. 509-515, 1994.
190. J. M. Ingino and B. A. Wooley: A continuously calibrated 12-b, 10-MS/s, 3.3-V A/D converter, IEEE Journal of Solid-State Circuits, vol. 33, pp. 1920-1931, 1998.
191. I. Mehr and L. Singer: A 55-mW, 10-bit, 40-Msample/s Nyquist-rate CMOS ADC, IEEE Journal of Solid-State Circuits, vol. 35, pp. 318-325, 2000.
192. E. B. Blecker, T. M. McDonald, O. E. Erdogan, P. J. Hurst, and S. H. Lewis: Digital background calibration of an algorithmic analog-to-digital converter using a simplified queue, IEEE Journal of Solid-State Circuits, vol. 38, pp. 1059-1062, 2003.
193. C. R. Grace, P. J. Hurst, and S. H. Lewis: A 12-bit 80-Msample/s pipelined ADC with bootstrapped digital calibration, IEEE Journal of Solid-State Circuits, vol. 40, pp. 1038-1046, 2005.
194. Y. Chiu, B. Nikolic, and P. R. Gray: Scaling of analog-to-digital converters into ultra-deepsubmicron CMOS, 2005 IEEE Custom Integrated Circuits Conf., pp. 375-382, 2005.
195. D. Fu, K. C. Dyer, S. H. Lewis, and P. J. Hurst: A digital background calibration technique for time-interleaved analog-to-digital converters, IEEE Journal of Solid-State Circuits, vol. 33, pp. 1904-1911 1998.
196. K. C. Dyer, D. Fu, S. H. Lewis, and P. J. Hurst: An analog background calibration technique for time-interleaved analog-to-digital converters, IEEE Journal of Solid-State Circuits, vol. 33, pp. 1912-1919, 1998.
197. U. Gatti, G. Gazzoli and F. Maloberti: Improving the Linearity in High-Speed Analog-to Digital Converters, Proceedings IEEE Int. Simp. on CAS, vol. 1, pp. 17-20, 1998.
198. O. E. Erdogan, P. J. Hurst, and S. H. Lewis: A 12-b digital-background- calibrated algorithmic ADC with -90-dB THD, IEEE Journal of Solid-State Circuits, vol. 34, pp. 1812-1820, 1999.
199. V. Ferragina, A. Fornasari, U. Gatti, P. Malcovati and F. Maloberti: Gain and Offset Mismatch Calibration in Time-Interleaved Multipath A/D Sigma-Delta Modulators, IEEE Trans. on Circuits and Systems I, vol. 51, pp. 2365-2373, 2004.
200. R. J. Van De Plassche: Dynamic element matching for high accuracy monolithic D/A converters, IEEE J. Solid-State Circuits, vol. SC-11, pp. 795-800, 1976.
201. L. R. Carley: A noise-shaping coder topology for 15+ bit converters, IEEE Journal of Solid-State Circuits, vol. 24, pp. 267-273, 1989.
202. A. Maloberti: Convertitore digitale analogico sigma-delta multilivello con matching dinamico degli elementi, Tesi di Laurea, Universita degli Studi di Pavia, 1990-1991.
203. B. H. Leung and Sehat Sutarja: Multibit Sigma-Delta A/D converter incorporating a novel class of dynamic element matching techniques, IEEE Trans. Circuit Syst. II, vol. CAS-39, pp. 35-51, 1992.
204. F. Chen and B. H. Leung: A high resolution multibit sigma-delta modulator with individual level averaging, IEEE Journal of Solid-State Circuits, vol. 30, pp. 453-460, 1995
205. R. T. Baird and T. S. Fiez: Linearity enhancement of multibit A/D and D/A converters using data weighted averaging, IEEE Trans. Circuits Syst. II, vol. 42, pp. 753-762, 1995.
206. E. Fogleman, I. Galton, W. Huff, and H. Jensen: A 3.3-V single-poly CMOS audio ADC deltasigmamodulatorwith 98-dBpeakSINADand105-dB peakSFDR, IEEE Journal of Solid-State Circuits, vol. 35, pp. 297-307, 2000.
207. E. Fogleman, J. Welz, and I. Galton: An audio ADC Delta-Sigma modulator with 100-dB peak SINAD and 102-dB DR using a second-order mismatch-shaping DAC, IEEE Journal of Solid-State Circuits, vol. 36, pp. 339-348, 2001.
208. K. Vleugels, S. Rabii, and B. A. Wooley: A 2.5-V Sigma-Delta modulator for broadband communications applications, IEEE J. of Solid-State Circuits, vol. 36, pp. 1887-1899, 2001.
209. E. Hogenauer: An economical class of digital filters for decimation and interpolation, IEEE Trans. Acoustics, Speech, and Signal Processing, vol. 29, pp. 155-162, 1981.
210. J. C. Candy: Decimation for Sigma Delta Modulation, IEEE Trans. Communications, vol. COM-34, pp. 72-76, 1986.
211. T. Ritoniemi, E. Pajarre, S. Ingalsuo, T. Husu, V. Eerola, and T. Saramaki: A stereo audio sigmadelta A/D-converter, IEEE Journal of Solid-State Circuits, vol. 29, pp. 1514-1523, 1994.
212. B. P. Brandt and B. A. Wooley: A Low-Power, Area-Efficient Digital Filter for Decimation and Interpolation, IEEE Journal of Solid State Circuits, vol. 29, pp. 679-687, 1994.
213. J. T. Ludwig, S. H. Nawab, and A. P. Chandrakasan: Low-power digitalfiltering using aproximate processing, IEEE Journal of Solid-State Circuits, vol. 31, pp. 395-400, 1996.
214. C. J. Pan: A stereo audio chip using approximate processing for decimation and interpolation filters, IEEE Journal of Solid-State Circuits, vol. 35, pp. 45-55, 2000.
215. R. Amirtharajah and A. P. Chandrakasan: A micropower programmable DSP using approximate signal processing based on distributed arithmetic, IEEE Journal of Solid-State Circuits, vol. 39, pp. 337-347, 2004.
216. M. Mahoney: Tutorial DSP-Based Testing of Analog and Mixed-Signal Circuits, Computer Society, IEEE, Washington D. C., 1987.
217. M. Burns and G. W. Roberts: An Introduction to Mixed-Signal IN Test and Measurement, Oxford University Press, New York, 2001.
218. J. Doernberg, H. Lee, and D. A. Hodges: Full-speed testing of A/D converters, IEEE Journal of Solid-State Circuits, vol. 19, pp. 820-827, 1984.
219. E. J. McCluskey and F. Buelow: IC Quality and Test Transparency, IEEE Transaction on Industrial Electronics, vol. 36, pp. 197-202, 1989.
220. M. Burns: High Speed measurements Using Undersampled Delta Modulation, Teradyne User's Group Proceedings, Teradyne, 1997.
221. Y. Sun: Analogue and mixed-signal test for systems on chip, Special Session Introduction, IEE Proceedings, Part G, vol. 151, pp 335-336, 2004.
222. E. Truebenbach: Instruments for Automatic test, IEEE Instrumentation and Measurement Magazine, vol. 8, pp. 27-34, 2005.