55-mW, 10-bit, 40-Msample/s Nyquist-rate CMOS ADC

IEEE Journal of Solid-State Circuits

Volumn 35, Issue 3, 2000, Pages 318-325

  Mehr, Iuri ^a   Singer, Larry ^a  

^a ANALOG DEVICES INC   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CAPACITORS; CMOS INTEGRATED CIRCUITS; COMPUTER ARCHITECTURE; ENERGY GAP; PIPELINE PROCESSING SYSTEMS;

NYQUIST RATE CONVERTERS; SWITCHED CAPACITORS;

ANALOG TO DIGITAL CONVERSION;

EID: 0033872609     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/4.826813     Document Type: Article

References (32)

1. A. M. Abo and P. R. Gray, "A 1.5-V, 10-bit, 14.3-MS/s CMOS pipeline analog-to-digital converter," IEEE J. Solid-State Circuits, vol. 34, pp. 599-606, May 1999.
2. A.-J. Annema, "Analog circuit performance and process scaling," IEEE Trans. Circuits Syst. II, vol. 46, pp. 711-725, June 1999.
3. B. Brandt and J. Lutsky, "A 75 mW 10 b 20 MSample/s CMOS subranging ADC with 59 dB SNDR," in ISSCC Dig. Tech. Papers, Feb. 1999, pp. 322-323.
4. W. Bright, "8 b 75 MSample/s 70 mW parallel pipelined ADC incorporating double sampling," in ISSCC Dig. Tech. Papers. Feb. 1998, pp. 146-147.
5. 2," IEEE J. Solid-State Circuits, vol. 32, pp. 1887-1895, Dec. 1997.
6. D.-Y. Chang and S.-H. Lee, "Design techniques for a low-power low-cost CMOS A/D converter," IEEE J. Solid-State Circuits, vol. 33, pp. 1244-1248, Aug. 1998.
7. T. B. Cho and P. R. Gray, "A 10 b, 20 Msample/s, 35 mW pipeline A/D converter," IEEE J. Solid-State Circuits, vol. 30, pp. 166-172, Mar. 1995.
8. D. W. Cline and P. R. Gray, "A power optimized 13-b 5 Msamples/s pipelined analog-to-digital converter in 1.2 μm CMOS,μ IEEE J. Solid-State Circuits, vol. 31, pp. 294-303, Mar. 1996.
9. K. Dyer, D. Fu, S. H. Lewis, and P. Hurst, μAnalog background calibration of a 10 b 40 MSample/s parallel pipelined ADC,μ in ISSCC Dig. Tech. Papers, Feb. 1998, pp. 142-143.
10. H. S. Fetterman, D. G. Martin, and D. A. Rich, μCMOS pipelined ADC employing dither to improve linearity,μ in Proc. IEEE Custom Integrated Circuits Conf., May 1999, pp. 109-112.
11. C. Hammerschmied and Q. Huang, μA MOSFET-only, 10 b, 200 kSamples/s A/D converter capable of 12 b untrimmed linearity,μ in ISSCC Dig. Tech. Papers. Feb. 1997, pp. 132-133.
12. 2," in ISSCC Dig. Tech. Papers, Feb. 1999, pp. 320-321.
13. J. M. Ingino and B. A. Wooley, "A continuously calibrated 12-b. 10-MS/s. 3.3-V A/D converter," IEEE J. Solid-State Circuits, vol. 33, pp. 1920-1931, Dec. 1998.
14. M. Ito, S. Hosotani, T. Kumamoto, Y. Yamashita, M. Kijima, T. Okuda, and K. Okada, "A 10 bit 20 MS/s 3 V supply CMOS A/D converter," IEEE J. Solid-State Circuits, vol. 29, pp. 1531-1536, Dec. 1994.
15. K. Y. Kim, N. Kusayanagi, and A. A. Abidi, "A 10-b, 100-MS/s CMOS A/D converter," IEEE J. Solid-State Circuits, vol. 32, pp. 302-311, Mar. 1997.
16. K. Kusumoto, A. Matsuzawa, and K. Murata, "A 10-b 20-MHz 30-mW pipelined interpolating CMOS ADC," IEEE J. Solid-State Circuits, vol. 28, pp. 1200-1206, Dec. 1993.
17. P. T. F. Kwok and H. C. Luong, "Power optimization for pipeline analog-to-digital converters," IEEE Trans. Circuits Syst. II, vol. 46, pp. 549-553, May 1999.
18. S. H. Lewis and P. R. Gray, "A pipelined 5-Msample/s 9-bit analog-to-digital converter." IEEE J. Solid-State Circuits, vol. SC-22, pp. 954-961, Mar. 1987.
19. S. H. Lewis, "A 10-b 20-Msample/s analog-to-digital converter," IEEE J. Solid-State Circuits, vol. 27, pp. 351-358, Mar. 1992.
20. _, "Optimizing the stage resolution in pipelined, multistage, analog-to-digital converters for video-rate applications," IEEE Trans. Circuits Syst. II. vol. 39, pp. 516-523, Aug. 1992.
21. I. Mehr and L. Singer, "A 55-mW, 10-bit, 40 Msample/s Nyquist Rate CMOS ADC," in Proc. IEEE Custom Integrated Circuits Conf., May 1999, pp. 113-116.
22. I. Mehr and D. Dalton, "A 500 MSample/s 6-bit Nyquist rate ADC for disk drive read channel applications," IEEE J. Solid-State Circuits, vol. 34, pp. 912-920, July 1999.
23. K. Nagaraj, H. S. Fetterman, J. Anidjar, S. H. Lewis, and R. G. Renninger, "A 250-mW, 8-b, 52-Msamples/s parallel-pipelined A/D converter with reduced number of amplifiers," IEEE J. Solid-State Circuits, vol. 32, pp. 312-320, Mar. 1997.
24. K. Nakamura, M. Hotta, L. R. Carley, and D. J. Allston, "An 85 mW, 10 b, 40 Msample/s CMOS parallel-pipelined ADC," IEEE J. Solid-State Circuits, vol. 30. pp. 173.183, Mar. 1995.
25. I. E. Opris, L. D. Lewicki, and B. C. Wong, "A single-ended 12-bit 20 Msample/s self-calibrating pipeline A/D converter," IEEE J. Solid-State Circuits, vol. 33, pp. 1898-1903, Dec. 1998.
26. H. van der Ploeg and R. Remmers, "A 3.3 V 10b 25 MSample/s two-step ADC in 0.35 μm CMOS," in ISSCC Dig. Tech. Papers, Feb. 1999, pp. 318-319.
27. T.-H. Shu, K. Bacrania, and R. Gokhale, "A 10-b 40-Msample/s BiCMOS A/D converter," IEEE J. Solid-State Circuits, vol. 31, pp. 1507-1510, Oct. 1996.
28. L. Singer and T. Brooks, "A 14-bit 10-MHz calibration-tree CMOS pipelined A/D converter," in Symp. VLSI Circuits Dig. Tech. Papers, June 1996, pp. 94-95.
29. W.-C. Song, H.-W. Choi, S.-U. Kwak, and B.-S. Song, "A 10-b 20-Msample/s low-power CMOS ADC," IEEE J. Solid-State Circuits, vol. 30, pp. 514-521, May 1995.
30. S. Sutarja and P. R. Gray, "A pipelined 13-bit, 250-ks/s, 5 V analog-to-digital converter," IEEE J. Solid-State Circuits, vol. 23. pp. 1316-1323, Dec. 1988.
31. P. Vorenkamp and R. Roovers, "A 12-b, 60-MSample/s cascaded folding and interpolating ADC," IEEE J. Solid-State Circuits, vol. 32, pp. 1876-1886, Dec. 1997.
32. M. Yotsuyanagi, T. Etoh, and K. Hirata, "A 10-b 50-MHz pipelined CMOS A/D converter with S/H," IEEE J. Solid-State Circuits, vol. 28, pp. 292-300, Mar. 1993.