High-order multibit modulators and pseudo data-weighted-averaging in low-oversampling ΣΔ ADCs for broad-band applications

IEEE Transactions on Circuits and Systems I: Regular Papers

Volumn 51, Issue 1, 2004, Pages 72-85

  Hamoui, Anas A ^a   Martin, Kenneth W ^a  

^a UNIVERSITY OF TORONTO   (Canada)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; BANDWIDTH; CMOS INTEGRATED CIRCUITS; COMPUTER SIMULATION; DELTA SIGMA MODULATION; DIGITAL TO ANALOG CONVERSION; FIR FILTERS; HARMONIC DISTORTION; SIGNAL TO NOISE RATIO; SPURIOUS SIGNAL NOISE;

ANALOG-TO-DIGITAL CONVERTERS; DATA WEIGHTED AVERAGING; DELTA SIGMA MODULATORS; DYNAMIC ELEMENT MATCHING; MISMATCH SHAPING;

MODULATORS;

EID: 4644302408     PISSN: 10577122     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSI.2003.821291     Document Type: Article

References (53)

1. S. R. Norsworthy, R. Schreier, and G. C. Temes, Eds., Delta-Sigma Data Converters Theory, Design, and Simulation. New York: IEEE Press, 1996.
2. B. P. Brandt and B. A. Wooley, "A 50-MHz multibit sigma-delta modulator for 12-bit 2-MHz A/D conversion," IEEE J. Solid-State Circuits, vol. 26, pp. 1746-1756, Dec. 1991.
3. T. L. Brooks, D. H. Robertson, D. F. Kelly, A. Del Muro, and S. W. Harston, "A cascaded sigma-delta pipeline A/D converter with 1.25 MHz signal bandwidth and 89 dB SNR," IEEE J. Solid-State Circuits, vol. 32, pp. 1896-1906, Dec. 1997.
4. A. M. Marques, V. Peluso, M. J. Steyaert, and W. Sansen, "A 15-bit resolution 2-MHz Nyquist rate ΔΣ ADC in a 1-μm CMOS technology," IEEE J. Solid-State Circuits, vol. 33, pp. 1065-1075, July 1998.
5. F. Medeiro, B. Perez-Verdu, and A. Rodriguez-Vazquez, "A 13-bit, 2.2-MS/s, 55-mW multibit cascade ΣΔ modulator in CMOS 0.7-μm single-poly technology," IEEE J. Solid-State Circuits, vol. 34, pp. 748-760, June 1999.
6. Y. Geerts, A. M. Marques, M. J. Steyaert, and W. Sansen, "A 3.3-V, 15-bit, delta-sigma ADC with a signal bandwidth of 1.1 MHz for ADSL applications," IEEE J. Solid-State Circuits, vol. 34, pp. 927-936, July 1999.
7. A. Wiesbauer, H. Weinberger, M. Clara, and J. Hauptmann, "A 13.5-bit cost optimized multi-bit delta-sigma ADC for ADSL," in Proc. Eur. Solid-State Circ. Conf., Sept. 1999, pp. 82-88.
8. I. Fujimori et al., "A 90-dB SNR 2.5-MHz output-rate ADC using cascaded multibit delta-sigma modulation at 8 × oversampling ratio," IEEE J. Solid-State Circuits, vol. 35, pp. 1820-1828, Dec. 2000.
9. Y. Geerts, M. J. Steyaert, and W. Sansen, "A high-performance multibit ΔΣ CMOS ADC," IEEE J. Solid-State Circuits, vol. 35, pp. 1829-1840, Dec. 2000.
10. P. Balmelli, Q. Huang, and F. Piazza, "A 50-mW 14-bit 2.5-MS/s Σ - Δ modulator in a 0.25 μm digital CMOS technology," in Symp. VLSI Circ. Dig. Tech. Papers, June 2000, pp. 142-143.
11. J. C. Morizio et al., "14-bit 2.2-MS/s sigma-delta ADCs," IEEE J. Solid-State Circuits, vol. 35, pp. 968-976, July 2000.
12. K. Vleugels, S. Rabii, and B. A. Wooley, "A 2.5-V sigma-delta modulator for broadband communication applications," IEEE J. Solid-State Circuits, vol. 36, pp. 1887-1899, Dec. 2001.
13. R. del Rio, J. M. del Rosa, F. Medeiro, B. Perez-Verdu, and A. Rodriguez-Vazquez, "A high-performance sigma-delta ADC for ADSL applications in 0.35 μm digital technology," in Proc. IEEE ICECS, Sept. 2001, pp. 501-504.
14. T.-H. Kuo, K.-D. Chen, and H.-R. Yeng, "A wideband CMOS sigma-delta modulator with incremental data weighted averaging," IEEE J. Solid-State Circuits, vol. 37, pp. 11-17, Jan. 2002.
15. R. Jiang and T. S. Fiez, "A 1.8 V 14b ΔΣ A/D converter with 4Msamples/s conversion," in ISSCC Dig. Tech. Papers, Feb. 2002, pp. 220-221.
16. R. Reutemann, P. Balmelli, and Q. Huang, "A 33 mW 14b 2.5MSample/s ΣΔ A/D converter in 0.25 μm digital CMOS," in ISSCC Dig. Tech. Papers, Feb. 2002, pp. 252-253.
17. R. H. M. van Veldhoven, B. J. Minnis, H. A. Hegt, and A. H. M. van Roermund, "A 3.3-mW ΣΔ modulator for UMTS in 0.18-μm CMOS with 70-dB dynamic range in 2-MHz bandwidth," IEEE J. Solid-State Circuits, vol. 37, pp. 1645-1652, Dec. 2002.
18. S. K. Gupta and V. Fong, "A 64-MHz clock-rate ΣΔ ADC with 88-dB SNDR and - 105-dB IM3 distortion at a 1.5- MHz signal frequency," IEEE J. Solid-State Circuits, vol. 37, pp. 1653-1661, Dec. 2002.
19. M. R. Miller and C. S. Petrie, "A multibit sigma-delta ADC for multimode receivers," IEEE J. Solid-State Circuits, vol. 38, pp. 475-482, Mar. 2003.
20. R. van Veldhoven, "A tri-mode continuous-time ΣΔ modulator with switched-capacitor feedback DAC for a GSM-EDGE/CDMA2000/UMTS receiver," in ISSCC Dig. Tech. Papers, Feb. 2003, pp. 60-61.
21. S. Yan and E. Sanchez-Sinencio, "A continuous-time ΣΔ modulator with 88 dB dynamic range and 1.1 MHz signal bandwidth," in ISSCC Dig. Tech. Papers, Feb. 2003, pp. 62-63.
22. K. Philips, "A 4.4 mW 76 dB complex ΣΔ ADC for bluetooth receivers," in ISSCC Dig. Tech. Papers, Feb. 2003, pp. 64-65.
23. Y.-I. Park et al., "A 16-bit, 5-MHz multi-bit sigma-delta ADC using adaptively randmoized DWA," in Proc. IEEE Custom Integrated Circ. Conf., Sept. 2003, pp. 7-2-1-7-2-4.
24. A. A. Hamoui and K. Martin, "A 1.8-V 3-MS/s 13-bit ΔΣ A/D converter with pseudo data-weighted-averaging in 0.18-μm digital CMOS," in Proc. IEEE Custom Integrated Circ. Conf., Sept. 2003, pp. 7-3-1-7-3-4.
25. R. T. Baird and T. S. Fiez, "Linearity enhancement of multibit ΔΣ A/D and D/A converters using data weighted averaging," IEEE Trans. Circuits Syst. II, vol. 42, pp. 753-762, Dec. 1995.
26. K.-D. Chen and T.-H. Kuo, "An improved technique for reducing baseband tones in sigma-delta employing data weighted averaging algorithms without adding dither," IEEE Trans. Circuits Syst. II, vol. 46, pp. 63-68, Jan. 1999.
27. R. E. Radke, A. Eshraghi, and T. S. Fiez, "A 14-bit current-mode ΣΔ DAC based upon rotated data weighted averaging," IEEE J. Solid-State Circuits, vol. 35, pp. 1074-1084, Aug. 2000.
28. M. Vadipour, "Techniques for preventing tonal behavior of data weighted averaging algorithm in Σ - Δ modulators," IEEE Trans. Circuits Syst. II, vol. 47, pp. 1137-1144, Nov. 2000.
29. A. A. Hamoui and K. Martin, "Linearity enhancement of multibit ΔΣ modulators using pseudo data-weighted averaging," in Proc. IEEE ISCAS, May 2002, pp. III 285-288.
30. J. Steensgaard, "Nonlinearities in SC delta-sigma A/D converters," Proc. IEEE ICECS, pp. 355-358, May 1998.
31. I. Silva, U.-K. Moon, J. Steensgaard, and G. C. Temes, "Wideband low-distortion delta-sigma ADC topology," Electron. Lett., vol. 37, pp. 737-738, Jun. 2001.
32. P. Benabes, A. Gauthier, and D. Billet, "New wideband sigma-delta convertor," Electron. Lett., vol. 29, pp. 1575-1577, Aug. 1993.
33. R. Schreier, "Mismatch-shaping digital-to-analog conversion," in Proc. 103rd Conv. Audio Eng. Soc., Sept. 1997, Preprint no. 4529, pp. 1-27.
34. J. Welz, I. Galton, and E. Fogleman, "Simplified logic for first-order and second-order mismatch-shaping digital-to- analog converters," IEEE Trans. Circuits Syst. II, vol. 48, pp. 1014-1026, Nov. 2001.
35. D. Johns and K. Martin, Analog Integrated Circuit Design. New York: Wiley, 1997.
36. A. Marques, V. Peluso, M. Steyaert, and W. Sansen, "Analysis of the trade-off between bandwidth, resolution, and power, in ΔΣ analog to digital converters," in Proc. IEEE ICECS, May 1998, pp. 153-156.
37. P. F. Ferguson Jr, A. Ganesan, and R. W. Adams, "One bit higher-order sigma-delta A/D converters," in Proc. IEEE ISCAS, May 1990, pp. 890-893.
38. P. van Gog, B. M. J. Kup, and R. van Osch, "A two-channel 16/18b audio AD/DA including filter function with 60/40 mW power consumption at 2.7 V," in ISSCC Dig. Tech. Papers, Feb. 1995, pp. 208-209.
39. A. L. Coban and P. E. Allen, "A 1.5 V 1.0 mW audio ΔΣ modulator with 98 dB dynamic range," in ISSCC Dig. Tech. Papers, Feb. 1999, pp. 50-51.
40. R. Schreier, "An empirical study of higher-order single-bit delta-sigma modulators," IEEE Trans. Circuits Syst. II, vol. 40, pp. 461-466, Aug. 1993.
41. J. G. Kenney and L. R. Carley, "CLANS: A high-level synthesis tool for high resolution data converters," in ICCAD Dig. Tech. Papers, Nov. 1988, pp. 496-499.
42. J. G. Kenney and L. R. Carley, "Design of multibit noise-shaping data converters," in Analog Integrated Circuits and Signal Processing. Boston, MA: Kluwer, 1993, pp. 99-112.
43. A. A. Hamoui and K. Martin, "Delta-sigma modulator topologies for high-speed high-resolution A/D converters," in Proc. IEEE Midwest Symp. Circ. Syst., Aug. 2002, pp. I 356-359.
44. W. L. Lee and C. G. Sodini, "A topology for higher-order interpolative coders," in Proc. IEEE ISCAS, May 1987, pp. 459-462.
45. W.-H Ki and G. C. Temes, "Offset-compensated switched-capacitor integrators," in Proc. IEEE ISCAS, May 1990, pp. 2829-2832.
46. D. W. J. Groeneveld et al., "A self-clibration technique for monolithic high-resolution D/A converters," IEEE J. Solid-State Circuits, vol. 24, pp. 1517-1522, Dec. 1989.
47. U.-K. Moon, J. Silva, J. Steensgaard, and G. C. Temes, "Switched-capacitor DAC with analogue mismatch correction," Electron. Lett., vol. 35, pp. 1903-1904, Oct. 1999.
48. C. Petrie and M. Miller, "A background calibration technique for multibit delta-sigma modulators," in Proc. IEEE ISCAS, May 2000, pp. 29-32.
49. P. Kiss, U. Moon, J. Steensgaard, J. T. Stonick, and G. C. Temes, "High-speed ΣΔ ADC with error correction," Electron. Lett., vol. 37, pp. 76-77, Jan. 2001.
50. X. Wang, P. Kiss, U. Moon, J. Steensgaard, and G. C. Temes, "Digital estimation and correction of DAC errors in multibit ΔΣ ADCS," Electron. Lett., vol. 37, pp. 414-415, Mar. 2001.
51. X. Wang, U. Moon, M. Liu, and G. C. Temes, "Digital correlation technique for the estimation and correction of DAC errors in multibit MASH ΣΔ ADCS," in Proc. IEEE ISCAS, May 2002, pp. IV 691-694.
52. O. J. A. P. Nys and R. K. Henderson, "An analysis of dynamic element matching techniques in sigma-delta modulation," in Proc. IEEE ISCAS, May 1996, pp. 231-234.
53. F. Chen and B. Leung, "Some observations on tone behavior in data weighted averaging," in Proc. IEEE ISCAS, May 1998, pp. 500-503.