A 1-V 1.8-MHz CMOS switched-opamp SC filter with rail-to-rail output swing

IEEE Journal of Solid-State Circuits

Volumn 32, Issue 12, 1997, Pages 1979-1986

  Baschirotto, Andrea ^a,b   Castello, Rinaldo ^a,b  

^a IEEE   (Italy)

^b UNIVERSITY OF PAVIA   (Italy)

Author keywords

Switched capacitor filters

Indexed keywords

CMOS INTEGRATED CIRCUITS; DIGITAL FILTERS; ELECTRIC NETWORK TOPOLOGY; FREQUENCY RESPONSE; OPERATIONAL AMPLIFIERS;

COMMON MODE FEEDBACK (CMFB) CIRCUITS; SWITCHED CAPACITOR (SC) FILTERS;

SWITCHED FILTERS;

EID: 0031331885     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/4.643656     Document Type: Article

References (15)

1. A. Matsuzawa, "Low-voltage and low-power circuit design for mixed analog/digital systems in portable equipment," IEEE J. Solid-State Circuits, vol. 29, pp. 470-480, Apr. 1994.
2. R. Castello, F. Montecchi, F. Rezzi, and A. Baschirotto, "Low-voltage analog filter," IEEE Trans. Circuits Syst. II, pp. 827-840, Nov. 1995.
3. Y. Matsuya and J. Tamada, "1 V power supply low-power consumption A/D conversion technique with swing suppression noise shaping," IEEE J. Solid-State Circuits, vol. 29, pp. 1524-1530, Dec. 1994.
4. T. Adachi, A. Ishikawa, A. Barlow, and K. Takasuda, "A 1.4 V switched-capacitor filter," in IEEE 1990 Custom Integrated Circuits Conf., pp. 8.2.1-8.2.4.
5. J. F. Dickson, "On-chip high-voltage generation in MNOS integrated circuits using an improved voltage multiplier technique," IEEE J. Solid-State Circuits, vol. SC-11, pp. 374-378, June 1976.
6. Y. Nakagone, H. Tanaka, K. Takeuchi, E. Kume, Y. Watanabe, T. Kaga, Y. Kawamoto, F. Murai, R. Izawa, D. Hisamoto, T. Kisu, T. Nishida, E. Takeda, and K. Itoh, "An experimental 1.5 V 64 Mb DRAM," IEEE J. Solid-State Circuits, vol. 26, pp. 465-472, Apr. 1992.
7. F. Krummenacher, H. Pinier, and A. Guillaume, "Higher sampling frequency in SC circuits by on-chip clock voltage multiplier," in 1983 European Solid State Circuits Conf., pp. 123-126.
8. R. Castello and L. Tomasini "A 1.5 V high-performance switched-capacitor filters in BiCMOS technology," IEEE J. Solid-State Circuits, vol. 26, pp. 930-936, July 1991.
9. J.-T. Wu, Y.-H. Chang, and K.-L. Chang, "1.2 V CMOS switched-capacitor circuits," in IEEE Int. Solid State Circuits Conf., Feb. 1996, pp. 388-389.
10. J. Crols and M. Steyaert, "Switched-opamp: An approach to realize full CMOS switched-capacitor circuits at very low power supply voltages," IEEE J. Solid-State Circuits, vol. 29, pp. 936-942, Aug. 1994.
11. V. Peluso, M. Steyaert, and W. Sansen, "A switched-opamp 1.5 V-100 μW ΔΣ modulator with 12 bits dynamic range," Europ. Solid State Circuits Conf. (ESSCIRC 96) - Neuchâtel, Sept. 1996, pp. 256-259.
12. A. Baschirotto, R. Castello, and F. Montecchi, "Design strategy for low-voltage SC circuits," IEE Electron. Lett., vol. 30, pp. 378-379, Mar. 3, 1994.
13. R. Castello, A. Baschirotto, and A. Nagari, "Low voltage, large swing, switched-capacitor circuit employing switched operational amplifier," European patent (published) 94 830 318.5 - Japan patent (pending) 7-183434 - U.S. patent (pending) 326 107.
14. E. A. Vittoz, "The design of high-performance analog circuis on digital CMOS chips," IEEE J. Solid-State Circuits, vol.SC-20, pp. 657-665, June 1985.
15. D. G. Haigh and J. T. Taylor, "On switched-induced distortion in switched-capacitor circuits," in IEEE Proc. ISCAS, May 1988, pp. 1987-1990.