A 2.5-V sigma-delta modulator for broadband communications applications

IEEE Journal of Solid-State Circuits

Volumn 36, Issue 12, 2001, Pages 1887-1899

  Vleugels, Katelijn ^a,b   Rabii, Shahriar ^a,c   Wooley, Bruce A ^a,b  

^a IEEE   (United States)

^b Stanford University   (United States)

^c Aeluros Inc   (United States)

Author keywords

Analog to digital conversion; CMOS analog integrated circuits; Double sampling; Dynamic element matching; Integrated circuit design; Mixed analog digital integrated circuits; Sampled data circuits; Sigma delta modulation; Switched capacitor circuits

Indexed keywords

BROADBAND COMMUNICATION; CMOS ANALOG INTEGRATED CIRCUIT; DYNAMIC ELEMENT MATCHING; MIXED ANALOG-DIGITAL INTEGRATED CIRCUIT; SIGMA DELTA MODULATOR; SWITCHED-CAPACITOR CIRCUIT;

ALGORITHMS; ANALOG TO DIGITAL CONVERSION; CAPACITORS; CMOS INTEGRATED CIRCUITS; DIGITAL TO ANALOG CONVERSION; ELECTRIC NETWORK TOPOLOGY; INTEGRATED CIRCUIT LAYOUT; LINEARIZATION; MODULATORS; WIRELESS TELECOMMUNICATION SYSTEMS;

DELTA SIGMA MODULATION;

EID: 0035693267     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/4.972139     Document Type: Article

References (28)

1. High-speed, low-power sigma-delta modulators for RF baseband channel applications
2. A 15-b, 5-Msample/s low-spurious CMOS ADC
3. A 200 mW, 1 Msample/s 16-b pipelined A/D converter with on-chip 32 b microcontroller
4. A 13-bit, 1.4-MS/s sigma-delta modulator for RF baseband channel applications
5. The design of sigma-delta modulation analog-to-digital converters
6. Second-order sigma-delta modulation for digital-audio signal acquisition
7. A third-order sigma-delta modulator with extended dynamic range
8. Low-voltage double-sampled ΣΔ converters
9. A second-order double-sampled delta-sigma modulator using additive-error switching
10. A cascaded sigma-delta pipeline A/D converter with 1.25 MHz signal bandwidth and 89 dB SNR
11. A high-performance multibit ΔΣ CMOS ADC
12. Multibit Σ-Δ A/D converter incorporating a novel class of dynamic element matching techniques
13. Linearity enhancement of multibit ΔΣ A/D and D/A converters using data weighted averaging
14. An audio DAC with 90dB linearity using MOS to metal-metal charge transfer
15. A 90-dB SNR 2.5-MHz output-rate ADC using cascaded multibit delta-sigma modulation at 8× oversampling ratio
16. MIDAS-A functional simulator for mixed digital and analog sampled data systems
17. A 1.5-V, 10-bit, 14.3-MS/s CMOS pipeline analog-to-digital converter
18. A 10 b, 20 Msample/s, 35mW pipeline A/D converter
19. A CMOS 8-bit high-speed A/D converter IC
20. A technique for reducing differential nonlinearity errors in flash A/D converters
21. An embedded 240-mW 10-b 50-MS/s CMOS ADC in 1-mm2
22. 14-bit 2.2-MS/s sigma-delta ADC's
23. A 13-bit, 2.2-MS/s, 55-mW multibit cascade ΣΔ modulator in CMOS 0.7-μm single-poly technology
24. A 3.3-V, 15-bit, delta-sigma ADC with a signal bandwidth of 1.1 MHz for ADSL applications
25. A 15-b resolution 2-MHz Nyquist rate ΔΣ ADC in a 1-μm CMOS technology
26. A 50-MHz multibit sigma-delta modulator for 12-b 2-MHz A/D conversion
27. A power optimized 13-b 5 Msample/s pipelined analog-to-digital converter in 1.2-μm CMOS