A 12-bit intrinsic accuracy high-speed CMOS DAC

IEEE Journal of Solid-State Circuits

Volumn 33, Issue 12, 1998, Pages 1959-1969

  Bastos, Jose ^a,b,c,d   Marques, Augusto M ^a,b   Steyaert, Michel S J ^a,b   Sansen, Willy ^a,b  

^a IEEE   (Belgium)

^b UNIVERSITY OF LEUVEN   (Belgium)

^c UNIVERSITY OF PORTO   (Portugal)

^d NORWEGIAN UNIVERSITY OF SCIENCE AND TECHNOLOGY   (Norway)

Author keywords

[No Author keywords available]

Indexed keywords

CMOS INTEGRATED CIRCUITS; DIGITAL INTEGRATED CIRCUITS; DIGITAL TO ANALOG CONVERSION; TRANSISTORS;

DIFFERENTIAL NONLINEARITY; DIGITAL TO ANALOG CONVERTER; INTEGRAL NONLINEARITY; LEAST SIGNIFICANT BITS;

ELECTRIC CONVERTERS;

EID: 0032316466     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/4.735536     Document Type: Article

References (22)

1. P. Hendriks, "Specifying communication DAC's" IEEE Spectrum, pp. 58-69, July 1997.
2. P. McGoldrick, "A look at high-speed DAC performance for communications," Electron. Design, pp. 87-95, Mar. 3, 1997.
3. M. Pelgrom, "A 10-b 50-MHz CMOS D/A converter with 75-Ω buffer," IEEE J. Solid-State Circuits, vol. 25, no. 6, pp. 1347-1352, Dec. 1990.
4. H. Takakura, M. Yokoyama, and A. Yamagnchi, "A 10 bit 80 MHz glitchless CMOS D/A converter," in Proc. IEEE 1991 Custom Integrated Circuits Conf. (CICC), May 1991, pp. 26-5.1-26-5.4.
5. C. Bastiaansen, D. Groeneveld, H. Schaouwenaars, and a Termeer, "A 10-b 40-MHz 0.8-μm CMOS current-output D/A converter," IEEE J. Solid-State Circuits, vol. 26, no. 7, pp. 917-921, July 1991.
6. S. Chin and C. Wu. "A 10-b 125 MHz CMOS digital-to-analog converter (DAC) with threshold-voltage compensated current sources," IEEE J. Solid-State Circuits, vol. 29, no. 11, pp. 1374-1380, Nov. 1994.
7. H. Schouwenaars, D. Groeneveld, and H. Termeer, "A low-power stereo 16-bit CMOS D/A converter for digital audio," IEEE J. Solid-State Circuits, vol. 23, no. 6, pp. 1290-1297, Dec. 1988.
8. T. Miki, Y. Nakamura, M. Nakaya, S. Asai, Y. Akasaka, and Y. Horiba, "An 80-MHz 84-bit CMOS D/A converter," IEEE J. Solid-State Circuits, vol. SC-21, no. 6, pp. 983-988, Dec. 1986.
9. R. Neff, "Automatic synthesis of CMOS digital/analog converters," Electronic Research Laboratory, University of California, Berkeley, Memo. UCB/ERL M95/28, Apr. 1995.
10. K. R. Lakshimikumar, R. A. Hadaway, and M. A. Copeland, "Characterization and modeling of mismatch in MOS transistors for precision analog design," IEEE J. Solid-State Circuits, vol. SC-21, pp. 1057-1066, Dec. 1986.
11. M. J. M. Pelgrom, A. C. J. Duinmaijer, and A. P. G. Welbers, "Matching properties of MOS transistors," IEEE J. Solid-State Circuits, vol. 24, pp. 1433-1439, Oct. 1989.
12. Y. Nakamura, T. Miki, A. Maeda, H. Kondoh, and N. Yazawa, "A 10-b TO-MS/s MOS D/A converter," IEEE J. Solid-State Circuits, vol. 26, no. 4, pp. 637-642, Apr. 1991.
13. 2," in Dig. Int. Solid-State Circuits Conf., Feb. 1998, pp. 214-215.
14. J. Rabaey, Digital Integrated Circuits: A Design Perspective. Englewood Cliffs. NJ: Prentice Hall, 1996.
15. J. Bastos, M Steyaert, and W. Sansen, "A high yield 12-bit 250-MS/s CMOS D/A converter," in Proc. IEEE 1996 Custom Integrated Circuits Conf. (CICC), May 1996, pp. 431-434.
16. J. Bastos, M. Steyaert, A. Pergoot, and W. Sanseen, "Influence of die attachment on MOS transistor matching," IEEE Trans. Semiconduct. Manufact., pp. 209-217, May 1997.
17. W. Van Petegem, "Iterative solutions to electronic problems based on finite-element methods: Electro-thermal simulation and electrical impedence tomography," Ph.D. dissertation, Katholieke Universiteit Leuven, Belgium, Sept. 1993.
18. A. Cremonesi, F. Maloberti, and G. Polito, "A 100-MHz CMOS DAC for video-graphic systems," IEEE J. Solid-State Circuits, vol. 24, no. 3, pp. 635-639, June 1989.
19. J. Fournier and P. Senn, "A 130 MHz 8-bit CMOS video DAC for HDTV applications," IEEE J. Solid-State Circuits, vol. 26, no 7, pp. 1073-1077, July 1991.
20. D. Mercer, "A 16-b D/A converter with increased spurious free dynamic range," IEEE J. Solid-State Circuits, vol. 29, 10, pp. 1180-1181, Oct. 1994.
21. T. Wu, C. Jih, J. Chen, and C. Wu, "A low glitch 10-bit 75-MHz CMOS video D/A converter," IEEE J. Solid-State Circuits, vol. 30, no. 1, pp. 68-72, Jan. 1995.
22. H. Kohno, Y. Nakamura, A. Kondo, H. Amishiro, T. Milki, and K. Okada, "A 350-MS/s 3.3-V 8-bit CMOS D/A converter using a delayed driving scheme," in Proc. IEEE 1995 Custom Integrated Circuits Conf. (CICC), May 1995, pp. 211-213.