메뉴 건너뛰기




Volumn 36, Issue 3, 2001, Pages 339-348

An audio ADC Delta - Sigma modulator with 100-dB peak SINAD and 102-dB DR using a second-order mismatch-shaping DAC

Author keywords

Analog digital conversion; CMOS analog integrated circuits; Delta sigma modulation; Digital analog conversion; Dynamic element matching; Mixed analog digital integrated circuits

Indexed keywords

BANDWIDTH; CMOS INTEGRATED CIRCUITS; DIGITAL INTEGRATED CIRCUITS; DIGITAL TO ANALOG CONVERSION; SIGNAL DISTORTION; SIGNAL ENCODING;

EID: 0035275406     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/4.910472     Document Type: Article
Times cited : (44)

References (18)
  • 10
    • 0005173781 scopus 로고    scopus 로고
    • Circuit and method for cancelling nonlinearity error associated with component value mismatches in a data converter, U.S. Patent 5 221 926, June 22, 1993
    • Jackson, H.S.1
  • 11
    • 0005116008 scopus 로고    scopus 로고
    • Data-directed scrambler for multibit noise shaping D/A converters, U.S. Patent 5 404 142, Apr. 4, 1995
    • Adams, R.W.1    Kwan, T.W.2


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.