Architectural selection of A/D converters

Proceedings - Design Automation Conference

Volumn , Issue , 2003, Pages 974-977

  Vogels, Martin ^a   Gielen, Georges ^a  

^a UNIVERSITY OF LEUVEN   (Belgium)

Author keywords

A D conversion; Power estimation

Indexed keywords

COMPUTER AIDED DESIGN; ESTIMATION; MODULATORS; POWER ELECTRONICS; VLSI CIRCUITS;

FIGURE OF MERIT;

ANALOG TO DIGITAL CONVERSION;

EID: 0041633548     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/776072.776076     Document Type: Conference Paper

References (10)

1. J. Candy and G. C. Temes. Oversampling methods for A/D and D/A conversion. In Oversampling ΔΣ converters, pages 1-25. IEEE Press, 1992.
2. H.-S. Chen, K. Bacrania, and B.-S. Song. A 14b 20 MSample/s CMOS Pipelined ADC. In Proceedings of IEEE International Solid-State Circuit Conference, 2000. Session MP 2.7.
3. K. Francken, P. Vancorenland, and G. Gielen. Daisy: A simulation-based high-level synthesis tool for delta-sigma modulators. Proceedings International Conference on Computer Aided Design, pages 188-192, 2000.
4. Y. Geerts, A. Marques, M. Steyaert, and W. Sansen. A 3.3-V, 15-bit, Delta-Sigma ADC with a signal bandwith of 1.1 MHz for ADSL applications. IEEE Journal Solid-State Circuits, 34(7):927-936, 1999.
5. J. Goes, J. C. Vital, and J. E. Franca. Systematic design for optimization of high-speed self-calibrated pipelined a/d converters. IEEE Trans. Circuits and Systems II, 45:1513-1526, december 1998.
6. P. Kinget and M. Steyaert. Impact of transistor mismatch on the speed-accuracy-power tradeoff of analog cmos circuits. In Proc. Custom Integrated Circuits Conference, pages 333-336, May 1996.
7. E. Lauwers and G. Gielen. A power estimation model for high-speed CMOS A/D converters. In Proceedings of DATE, pages 401-405. IEEE, 1999.
8. F. Leyn, E. Lauwers, M. Vogels, G. Gielen, and W. Sansen. Regression criteria and their application in different modeling cases. In Proceedings of ISCAS 2002, pages V 85-88. IEEE, 2002.
9. S. Rabii and B. A. Wooley. A 1.8V Digital-Audio Sigma-Delta Modulator in 0.8-μm CMOS. IEEE Journal of Solid-State Circuits, 32:783-796, June 1997.
10. K. Uyttenhove and M. S. J. Steyaert. Speed-power-accuracy tradeoff in high-speed cmos adcs. IEEE Trans. On Circ. and Syst., 49:280-287, april 2002.