14-b, 100-MS/s CMOS DAC designed for spectral performance

IEEE Journal of Solid-State Circuits

Volumn 34, Issue 12, 1999, Pages 1719-1732

  Bugeja, Alex R ^a,b   Song, Bang Sup ^a,c   Rakers, Patrick L ^d   Gillig, Steven F ^d  

^a UNIVERSITY OF ILLINOIS AT URBANA CHAMPAIGN   (United States)

^b TEXAS INSTRUMENTS   (United States)

^c UNIVERSITY OF CALIFORNIA   (United States)

^d MOTOROLA INC   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

DIGITAL TO ANALOG CONVERSION; ELECTRIC NETWORK ANALYSIS; ELECTRIC NETWORK SYNTHESIS; HARMONIC ANALYSIS; INTEGRATED CIRCUIT LAYOUT; SIGNAL DISTORTION; WAVEFORM ANALYSIS;

DYNAMIC LINEARITY; LOW OUTPUT HARMONIC DISTORTIONS; RETURN-TO-ZERO (RZ) ACTIONS;

CMOS INTEGRATED CIRCUITS;

EID: 0033281056     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/4.808897     Document Type: Article

References (20)

1. D. Mercer and L. Singer, "12 bit 125 MS/s CMOS D/A designed for spectral performance," in Proc. Int. Symp. Low Power Electronics and Design, 1996, pp. 243-246.
2. I. Jorgensen and S. Tunheim, "A 10 bit 100 MS/s BiCMOS D/A converter," Analog Integrated Circuits Signal Process., pp. 15-28, Dec. 1997.
3. D. Mercer, "A 16 bit D/A converter with increased spurious free dynamic range," IEEE J. Solid-State Circuits, vol. 29, pp. 1180-1185, Oct. 1994.
4. J. Bastos, A. M. Marques, M. S. J. Steyaert, and W. Sansen, "A 12 bit intrinsic accuracy high speed CMOS DAC," IEEE J. Solid-State Circuits, vol. 33, pp. 1959-1969, Dec. 1998.
5. 2," IEEE J. Solid-State Circuits, vol. 33, pp. 1948-1958, Dec. 1998.
6. B. Tesch and J. Garcia, "A low glitch 14 bit 100 MHz D/A converter," IEEE J. Solid-State Circuits, vol. 32, pp. 1465-1469, Sept. 1997.
7. 2 random walk CMOS DAC," in ISSCC Dig. Tech. Papers, 1999, pp. 146-147.
8. R. Hester, S. Mukherjee, D. Padgett, D. Richardson, W. Bright, M. Sarraj, M. Agah, A. Bellaouai, I. Chaudry, J. Hellums, K. Islam, A. Loloee, J. Nabicht, F. Tsay, and G. Westphal, "CODEC for echo-canceling, full-rate ADSL modems," in ISSCC Dig. Tech. Papers, 1999, pp. 242-243.
9. D. W. J. Groeneveld, H. J. Schouwenaars, H. A. H. Termeer, and C. A. A. Bastiaansen, "A self-calibration technique for monolithic high-resolution D/A converters," IEEE J. Solid-State Circuits, vol. 24, pp. 1517-1522, Dec. 1989.
10. M. Moyal, M. Groepl, and T. Blon, "A 25 kft 768 kb/s CMOS transceiver for multiple bit-rate DSL," in ISCC Dig. Tech. Papers, 1999, pp. 244-2456.
11. P. Hendriks, "Specifying communications DAC's," IEEE Spectrum, vol. 34, pp. 58-69, July 1997.
12. T. Miki, Y. Nakamura, K. Okada, and Y. Horiba, "Transient analysis of switched current source," IEICE Trans. Electron., vol. E75-C, pp. 288-296, Mar. 1992.
13. M. Pelgrom, A. Duinmaijer, and A. Webers, "Matching properties of MOS transistors," IEEE J. Solid-State Circuits, vol. 24, pp. 1433-1440, Oct. 1989.
14. M. S. J. Steyaert, V. Peluso, J. Bastos, P. Kinget, and W. Sansen, "Custom analog low power design: The problem of low voltage and mismatch," in Proc. IEEE Custom Integrated Circuit Conf., 1997, pp. 285-292.
15. K. Khanoyan, F. Behbahani, and A. Abidi, "A 10b, 400 MS/s glitch-free CMOS D/A converter," in 1999 Symp. VLSI Circuits Dig. Tech. Papers, paper 8-1.
16. P. Vorenkamp and J. Verdaasdonk, "Fully bipolar 120 MS/s 10 bit track and hold circuit," IEEE J. Solid-State Circuits, vol. 27. pp. 988-992. July 1992.
17. P. Vorenkamp and R. Roovers, "A 12 bit 60 MS/s cascaded folding and interpolating ADC," IEEE J. Solid-State Circuits, vol. 33, pp. 1876-1886, Dec. 1997.
18. P. Lim and B. Wooley, "A high-speed sample-and-hold technique using a Miller hold capacitance," IEEE J. Solid-State Circuits, vol. 26, pp. 643-651, Apr. 1991.
19. T. Lin and H. Samueli, "A 200-MHz CMOS x/ sin(x) digital filter for compensating D/A converter frequency response disrortion," IEEE J. Solid-State Circuits, vol. 26, pp. 1278-1285, Sept. 1991.
20. "14-bit, 100MSPS+ TxDAC D/A converter," Datasheet, Analog Devices, Inc., Wilmington, MA, 1998.