Excess loop delay in continuous-time delta-sigma modulators

IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing

Volumn 46, Issue 4, 1999, Pages 376-389

  Cherry, James A ^a   Martin Snelgrove, W ^a  

^a CARLETON UNIVERSITY   (Canada)

Author keywords

[No Author keywords available]

Indexed keywords

BANDPASS FILTERS; COMPUTER SIMULATION; ELECTRIC NETWORK ANALYSIS; ELECTRIC NETWORK SYNTHESIS; LOW PASS FILTERS;

CONTINUOUS-TIME (CT) DELTA-SIGMA MODULATORS;

DELTA SIGMA MODULATION;

EID: 0032662666     PISSN: 10577130     EISSN: None     Source Type: Journal    
DOI: 10.1109/82.755409     Document Type: Article

References (43)

1. J. C. Candy and G. C. Temes, Eds., Oversampling Delta-Sigma Data Converters: Theory, Design, and Simulation. New York: IEEE Press, 1992.
2. S. R. Norsworthy, R. Schreier, and G. C. Temes, Eds., Delta-Sigma Data Converters: Theory, Design, and Simulation. New York: IEEE Press, 1997.
3. B. E. Böser and B. A. Wooley, "The design of sigma-delta modulation analog-to-digital converters," IEEE J. Solid-State Circuits, vol. 23, pp. 1298-1308, Dec. 1988.
4. J. Nedved, J. Vanneuville, D. Gevaert, and J. Sevenhans, "A transistoronly switched current sigma-delta A/D converter for a CMOS speech codec," IEEE J. Solid-State Circuits, vol. 30, pp. 819-822, July 1995.
5. O. Shoaei, "Continuous-time delta-sigma A/D converters for high speed applications," Ph.D. dissertation, Carleton Univ., Ottawa, Canada, 1996.
6. K. T. Chan and K. W. Martin, "Components for a GaAs delta-sigma modulator oversampled analog-to-digital converter," in Proc. Int. Symp. Circuits Syst., 1992, pp. 1300-1303.
7. B. Hallgren, "Design of a second order CMOS sigma-delta A/D converter with a 150 MHz clock rate," in Proc. European Solid-State Circuts Conf., 1992, pp. 103-106.
8. S. Feng, J. Sauerer, and D. Seitzer, "Implementation of GaAs E/D HEMT analog components for oversampling analog/digital conversion," in GaAs Int. Circuits Symp., 1994, pp. 228-231.
9. K. R. Nary, S. Beccue, R. Nubling, R. Pierson, K.-C. Wang, P. Zampardi, and A. Jayaraman, "Second order AE modulators using AlGaAs/GaAs HBT's," in GaAs Int. Circuits Symp., 1994, pp. 232-235.
10. J. F. Jensen, G. Raghavan, A. E. Cosand, and R. H. Waiden, "A 3.2-GHz second-order delta-sigma modulator implemented in InP HBT technology," IEEE J. Solid-State Circuits, vol. 30, pp. 1119-1127, Oct. 1995.
11. M. Erbar, M. Rieger, and H. Schemmann, "A 1.28-GHz sigma-delta modulator for video A/D conversion," in Int. Conf. Consumer Electron., pp. 78-79, 1996.
12. G. Raghavan, J. F. Jensen, R. H. Waiden, and W. P. Posey, "A bandpass EA modulator with 92dB SNR and center frequency continuously programmable from 0 to 70MHz," in Int. Solid-State Circuits Conf. Tech. Dig., pp. 214-215, 1997.
13. W. Gao and W. M. Snelgrove, "A 950MHz second-order integrated LC bandpass AE modulator," in Proc. VLSI Circuits Symp., pp. 111-112, 1997.
14. A. Jayaraman, P. Asbeck, K. Nary, S. Beccue, and K.-C. Wang, "Bandpass delta-sigma modulator with 800 MHz center frequency," in GaAs Int. Circuits Symp., 1997, pp. 95-98.
15. A. Olmos, T. Miyashita, M. Nihei, E. Charry, and Y. Watanabe, "A 5GHz continuous time sigma-delta modulator implemented in 0.4 //m InGaP/InGaAs HEMT technology," in Proc. Int. Symp. Circuits Syst., vol. 1, pp. 575-578, 1998.
16. W. Gao, J. A. Cherry, and W. M. Snelgrove, "A 4 GHz fourth-order SiGe HBT band pass AE modulator," in Proc. VLSI Circuits Symp., pp. 174-175, 1998.
17. J. C. Candy, "A use of double integration in sigma-delta modulation," IEEE Trans. Commun., vol. 33, pp. 249-258, Mar. 1985.
18. R. Schreier, "An empirical study of high-order single-bit delta-sigma modulators," IEEE Trans. Circuits Syst. II, vol. 43, pp. 461166, Aug. 1993.
19. V. F. Dias, G. Palmisano, and F. Maloberti, "Noise in mixed continuous-time switched-capacitor sigma-delta modulators," Proc. Inst. Electron. Eng. G, pp. 680-684, Dec. 1992.
20. J. A. Cherry, W. M. Snelgrove, and P. Schvan, "Signal-dependent timing jitter in continuous-time EA modulators," Electron. Lett., vol. 33, no. 13, pp. 1118-1119, June 1997.
21. A. Gosslau and A. Gottwald, "Optimization of a sigma-delta modulator by the use of a slow ADC," in Proc. Int. Symp. Circuits Syst., vol. 3, pp. 2317-2320, 1988.
22. _, "Linearization of a sigma-delta modulator by a proper loop delay," in Proc. Int. Symp. Circuits Syst., vol. 1, pp. 364-367, 1990.
23. U. Horbach, "Design of a 20 bit sigma-delta A/D-converter for audio applications," in Proc. Int. Symp. Circuits Syst., vol. 4, pp. 2789-2792, 1990.
24. W. Gao, O. Shoaei, and W. M. Snelgrove, "Excess loop delay effects in continuous-time delta-sigma modulators and the compensation solution," in Proc. Int. Symp. Circuits Syst., vol. 1, pp. 65-68, 1997.
25. P. Benabes, M. Keramat, and R. Kielbasa, "A methodology for designing continuous-time sigma-delta modulators," in IEEE European Design Test Conf., 1997, pp. 46-50.
26. A. M. Thurston, T. H. Pearce, and M. J. Hawksford, "Bandpass implementation of the sigma-delta A-D conversion technique," in Int. Conf. onA.-D. and D.-A. Conversion, pp. 81-86, 1991.
27. F. M. Gardner, "A transformation for digital simulation of analog filters," IEEE Trans. Commun., vol. 44, pp. 676-680, July 1986.
28. D. Redfern, The Maple Handbook. New York: Springer-Verlag, 1994.
29. R. Schreier and B. Zhang, "Delta-sigma modulators employing continuous-time circuitry," IEEE Trans. Circuits Syst., vol. 43, pp. 324-332, Apr. 1996.
30. D. C. Hanselman and B. Littlefield, Mastering MATLAB 5: A Comprehensive Tutorial and Reference. Englewood Cliffs, NJ: Prentice-Hall, 1998.
31. L. Risbo, "EA modulators-Stability and design optimization," Ph.D. dissertation, Technical Univ. Denmark, 1994.
32. W. R. Bennett, "Spectra of quantized signals," Bell Syst. Tech. J., pp. 44672, July 1948.
33. F. W. Singor and W. M. Snelgrove, "Switched-capacitor delta-sigma A/D modulation at 10.7MHz," IEEE J. Solid-State Circuits, vol. 30, pp. 184-192, Mar. 1995.
34. K. C.-H. Chao, S. Nadeem, W. L. Lee, and C. G. Sodini, "A higher order topology for interpolative modulators for oversampled A/D converters," IEEE Trans. Circuits Syst., vol. 37, pp. 309-318, Mar. 1990.
35. O. Shoaei and W. M. Snelgrove, "Optimal (bandpass) continuous-time EA modulator," in Proc. Int. Symp. Circuits Syst., 1994, vol. 5, pp. 489-192.
36. _, "A multi-feedback design for LC bandpass delta-sigma modu-lators," in Proc. Int. Symp. Circuits Syst., vol. 1, pp. 171-174, 1995.
37. R. Adams, K. Nguyen, and K. Sweetland, "A 113 dB SNR oversampling DAC with segmented noise-shaped scrambling," in Int. Solid-State Circuits Conf. Tech. Dig., 1998, pp. 62-63.
38. R. Schreier and B. Zhang, "Noise-shaped multibit D/A convenor employing unit elements," Electron. Lett., pp. 1712-1713, Sept. 1995.
39. T. Kwan, R. Adams, and R. Libert, "A stereo multibit EA DAC with asynchronous master clock interface," IEEE J. Solid-State Circuits, vol. 31, pp. 1881-1887, Dec. 1996.
40. I. Gallon, "Noise-shaping D/A conversion for AE modulation," in Proc. Int. Symp. Circuits Syst., vol. 1, pp. 441-444, 1996.
41. M. Sarhang-Nejad and G. C. Temes, "A high-resolution multi-bit E A ADC with digital correction and relaxed amplifier requirements," IEEE J. Solid-State Circuits, vol. 28, pp. 648-660, June 1993.
42. O. Shoaei and W. M. Snelgrove, "Design and implementation of a tunable 40 MHz-70 MHz Gm-C bandpass AE modulator," IEEE Trans. Circuits Syst. //, vol. 44, pp. 521-530, July 1997.
43. R. Adams, "Design and implementation of an audio 18-bit analog-to-digital converter using oversampling techniques," J. Audio Eng. Soc., pp. 153-166, Mar./Apr. 1986.