A low-power multi-bit Σ△ modulator in 90-nm digital CMOS without DEM

IEEE Journal of Solid-State Circuits

Volumn 40, Issue 12, 2005, Pages 2428-2436

  Yu, Jiang ^a,b,d   Maloberti, Franco ^a,c,e  

^a IEEE   (United States)

^b TEXAS INSTRUMENTS   (United States)

^c UNIVERSITY OF PAVIA   (Italy)

^d Connectivity Solution Department ^*  (United States)

^e Department of Microelectronics ^*  (Italy)

Author keywords

ADC; Dynamic element matching; Sigma delta modulation

Indexed keywords

DYNAMIC ELEMENT MATCHING; MULTI-BIT QUANTIZERS;

ANALOG TO DIGITAL CONVERSION; DELTA SIGMA MODULATION; MODULATION; MODULATORS; SEMICONDUCTING SILICON;

CMOS INTEGRATED CIRCUITS;

EID: 29044446154     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2005.856288     Document Type: Conference Paper

References (19)

1. W. Kester, Analog-Digital Conversion. Wilmington, MA: Analog Devices, 2004.
2. G. Gomez and B. Haroun, "A 1.5 V 2.4/2.9 mW 79/50 dB DR Σ△ modulator for GSM/WCDMA in a 0.13 μm digital process," in IEEE Int. Solid-State Conf. Dig. Tech. Papers, vol. 1, 2002, pp. 306-468.
3. A. Dezzani and E. Andre, "A 1.2-V dual-mode WCDMA/GPRS Σ△ modulator," in IEEE Int. Solid-State Conf. Dig. Tech. Papers, 2003, pp. 58-59.
4. K. Muhammad et al, "A discrete-time Bluetooth receiver in a 0.13 μm digital CMOS process," in IEEE Int. Solid-State Conf. Dig. Tech. Papers, vol. 1, Feb. 2004, pp. 268-527.
5. A. Marques, V. Peluso, M. Steyaert, and W. Sansen, "Optimal parameters for cascade Σ△ modulators," in Proc. IEEE Int. Symp. Circuits and Systems, vol. 1, Jun. 1997, pp. 61-64.
6. L. R. Carley and J. Kenney, "A 16 bit 4th order noise-shaping D/A converter," in Proc. IEEE Custom Integrated Circuits Conf. (CICC), 1988, pp. 21.7.1-21.7.4.
7. L. R. Carley, "A noise-shaping coder topology for 15+ bit converters," IEEE J. Solid-State Circuits, vol. 24, no. 4, pp. 267-273, Apr. 1989.
8. Y. Sakina, "Multi-bit Σ△ A/D converters with nonlinearlity correction using dynamic barrel shifting," M.A. thesis, ERL, Univ. California, Berkeley, 1993.
9. B. H. Leung and S. Sutarja, "Multi-bit Σ△ A/D converters incorporating a novel class of dynamic element matching technique," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 39, no. 1, pp. 35-51, Jan. 1992.
10. F. Chen and B. H. Leung, "A high resolution multibit sigma-delta modulator with individual level averaging," IEEE J. Solid-State Circuits, vol. 30, no. 4, pp. 453-460, Apr. 1995.
11. R. T. Baird and T. S. Fiez, "Improved Σ△ DAC lineraity using data weighted averaging," in Proc. IEEE Int. Symp. Circuits and Systems, vol. 1, May 1995, pp. 13-16.
12. T. C. Leslie and B. Singh, "An improved sigma-delta modulator architecture," in IEEE Int. Symp. Circuits and Systems, vol. 1, May 1990, pp. 372-375.
13. _, "Sigma-delta modulators with multibit quantising elements and single-bit feedback," IEE Proc. G Circuits, Devices and Systems, vol. 139, no. 3, pp. 356-362, Jun. 1992.
14. A. Hairapetian, G. C. Temes, and Z. X. Zhang, "Multibit sigma-delta modulator with reduced sensitivity to DAC nonlinearity," Electron. Lett., vol. 27, no. 11, pp. 808-817, 1997.
15. F. Colodro, A. Torralba, and L. J. Mora, "Digital noise shaping of residues in dual-quantization Sigma-Delta modulators," IEEE Trans. Circuits Syst. I, Fundam. Theory Appl., vol. 51, no. 2, pp. 225-232, Feb. 2003.
16. S. Norsworthy, R. Schreier, and G. Temes, Delta-Sigma Data Converters Theory, Design and Simulation. New York: IEEE Press, 1996.
17. F. Maloberti, Analog Design for CMOS VLSI Systems. Boston, MA: Kluwer Academic, 2001.
18. P. Malcovati, S. Brigati, F. Francesconi, F. Maloberti, P. Cusinato, and A. Baschirotto, "Behavioral modeling of switched-capacitor sigma-delta modulators," IEEE Trans. Circuits Syst. I: Fundam. Theory Appl., vol. 50, no. 3, pp. 352-364, Mar. 2003.
19. J. Yu and F. Maloberti, "A low power multi-bit Σ△ modulator in 90 nm digital CMOS without DEM," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, Feb. 2005, pp. 168-169.