Self-trimming 14-b 100-MS/s CMOS DAC

IEEE Journal of Solid-State Circuits

Volumn 35, Issue 12, 2000, Pages 1841-1852

  Bugeja, Alex R ^a,b   Song, Bang Sup ^a,c  

^a UNIVERSITY OF ILLINOIS AT URBANA CHAMPAIGN   (United States)

^b TEXAS INSTRUMENTS   (United States)

^c UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CMOS INTEGRATED CIRCUITS; THERMOMETERS;

DYNAMIC LINEARITY; MOST-SIGNIFICANT-BIT (MSB) CAPACITORS;

DIGITAL TO ANALOG CONVERSION;

EID: 0034479476     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/4.890297     Document Type: Article

References (20)

1. J. Sevenhans and Z. Chang, "A/D and D/A conversion for telecommunication," IEEE Circuits and Dev. Mag., vol. 14, pp. 32-42, Jan. 1998.
2. P. Hendriks, "Specifying communications DACs," IEEE Spectrum, vol. 34, pp. 58-69, July 1997.
3. H. Samueli, "Broadband communication ICs: Enabling high-bandwidth connectivity in the home and office," in ISSCC Dig. Tech. Papers, 1999, pp. 26-30.
4. A. Bugeja et al., "A 14-b 100-MS/s CMOS DAC designed for spectral performance," IEEE J. Solid-State Circuits, vol. 34, pp. 1719-1732, Dec. 1999.
5. K. Khanoyan, F. Behbahani, and A. Abidi, "A 10-b 400-MS/s glitch-free CMOS D/A converter," in 1999 Symp. VLSI Circuits, Dig. Tech. Papers.
6. K. Falakshahi et al., "A 14-bit 10-Ms/s D/A converter using multibit ΣΔ modulation," IEEE J. Solid-State Circuits, vol. 34, pp. 607-615, May 1999.
7. D. Mercer and L. Singer, "12-bit 125-MS/s CMOS D/A designed for spectral performance," in Int. Symp. Low Power Electronics and Design, 1996, pp. 243-246.
8. I. Jorgensen and S. Tunheim, "A 10-bit 100-MS/s BiCMOS D/A converter," Analog Integrated Circuits and Signal Processing, pp. 15-28, Dec. 1997.
9. 2," IEEE J. Solid-State Circuits, vol. 33, pp. 1948-1958, Dec. 1998.
10. D. Mercer, "A 16bit D/A converter with increased spurious-free dynamic range," IEEE J. Solid-State Circuits, vol. 29, pp. 1180-1185, Oct. 1994.
11. B. Tesch and J. Garcia, "A low-glitch 14-bit 100-MHz D/A converter," IEEE J. Solid-State Circuits, vol 32, pp. 1465-1469, Sept. 1997.
12. R. Hester et al., "CODEC for echo-canceling full-rate ADSL modems," in ISSCC Dig. Tech. Papers, 1999, pp. 242-243.
13. D. Groeneveld et al., "A self-calibration technique for monolithic high-resolution D/A converters," IEEE J. Solid-State Circuits, vol. 24, pp. 1517-1522, Dec. 1989.
14. M. Moyal, M. Groepl, and T. Blon, "A 25-kft 768-kb/s CMOS transceiver for multiple bit-rate DSL," in ISSCC Dig. Tech. Papers, 1999, pp. 244-245.
15. J. Bastos et al., "A 12-bit intrinsic accuracy high-speed CMOS DAC," IEEE J. Solid-State Circuits, vol. 33, pp. 1959-1969, Dec. 1998.
16. 2 random-walk CMOS DAC," IEEE J. Solid-State Circuits, vol. 34, pp. 1708-1718, Dec. 1999.
17. T. Lin and H. Samueli, "A 200-MHz CMOS x/sin(x) digital filter for compensating D/A converter frequency response distortion," IEEE J. Solid-State Circuits, vol. 26, pp. 1278-1285, Sept. 1991.
18. M. Pelgrom, A. Duinmaijer, and A. Webers, "Matching properties of MOS transistors," IEEE J. Solid-State Circuits, vol. 24, pp. 1433-1440, Oct. 1989.
19. M. Steyaert et al., "Custom analog low power design: The problem of low voltage and mismatch," in Proc. IEEE Custom Integrated Circuit Conf., 1997, pp. 285-292.
20. J. Wikner and N. Tan, "Modeling of CMOS digital-to-analog converters for telecommunication," IEEE Trans. Circuits Syst. II, vol. 46, pp. 489-499, May 1999.