An analog background calibration technique for time-interleaved analog-to-digital converters

IEEE Journal of Solid-State Circuits

Volumn 33, Issue 12, 1998, Pages 1912-1919

  Dyer, Kenneth C ^a,b   Fu, Daihong ^b,c   Lewis, Stephen H ^a,b   Hurst, Paul J ^a,b  

^a IEEE   (United States)

^b UNIVERSITY OF CALIFORNIA   (United States)

^c MAXIM INTEGRATED PRODUCTS   (United States)

Author keywords

Adaptive systems; Analog digital conversion; Calibration; CMOS analog integrated circuits

Indexed keywords

ANALOG TO DIGITAL CONVERSION; CALIBRATION; CMOS INTEGRATED CIRCUITS; SIGNAL PROCESSING; SIGNAL TO NOISE RATIO;

ANALOG BACKGROUND CALIBRATION; ANALOG TO DIGITAL CONVERTER;

ELECTRIC CONVERTERS;

EID: 0032308947     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/4.735531     Document Type: Article

References (34)

1. W. C. Black and D. A. Hodges, "Time interleaved converter arrays," IEEE J. Solid-State Circuits, vol. SC-15, pp. 1022-1029, Dec. 1980.
2. C. Conroy, D. Cline, and P. Gray, "An 8-b 85 MS/s Parallel pipelined A/D converter in 1-μm CMOS," IEEE J. Solid-State Circuits, vol. 28, pp. 447-454, Apr. 1993.
3. K. Nakamura, M. Hotta, L. R. Carley, and D. Allstot, "An 85 mW, 10 b, 40 Masmpe/s CMOS Parallel-pipelined ADC," IEEE J. Solid-State Circuits, vol. 30, pp. 173-182, Mar. 1995.
4. Y. C. Jenq, "Digital spectra of nonuniformly sampled signals: Fundamentals and high-speed waveform digitizers," IEEE Trans. Instrum. Meas., vol. 37, pp. 245-251, June 1988.
5. _, "Digital spectra of nonuniformly sampled signals: A robust sampling time offset estimation algorithm for ultra high-speed waveform digitizers using interleaving," IEEE Trans, Instrum. Meas., vol. 39, pp 71-75, Feb. 1990.
6. A. Petraglia and S. K. Mitra, "Analysis of mismath effects among A/D converters in a time-interleaved waveform digitizer," IEEE Trans. Instrum. Meas., vol. 40, pp. 831-835, Oct. 1991.
7. K. Y. Kim, N. Kusayanagi, and A. Abidi, "A 10-b, 100-MS/s CMOS A/D converter," IEEE J. Solid-State Circuits, vol. 32, pp. 302-311, Mar. 1997.
8. M. Yotsuyanagi, T. Etoh, and K. Hirata, "A 10-b 50-MHz pipelined CMOS A/D converter with S/H," IEEE J. Solid-State Circuits, vol. 28, pp. 292-300, Mar. 1993.
9. K. Poulton, J. J. Corcoran, and T. Hornak, "A 1-GHz 6-bit ADC system," IEEE J. Solid-State Circuits, vol. SC-22, pp. 962-970, Dec. 1987.
10. T.-H. Shu, B. S. Song, and K. Bacrania, "A 13-b 10-Msample/s ADC Digitally calibrated with oversampling delta-sigma converter," IEEE J. Solid-State Cirucits, vol. 30, pp. 443-52, Apr. 1995.
11. R. Jewett, K. Poulton, K. Hsieh, and J. Doernberg, "A 12 b 128 MSample/s ADC with 0.05 LSB DML," in Proc. IEEE ISSCC, Feb. 1997, pp. 138-1399.
12. U. K. Moon and B. S. Song, "Background digital calibration techniques for pipelined ADC's," IEEE Trans. Circuits Syst, II, vol. 44, pp. 102-109, Feb. 1997.
13. S. U Kwak and B. S. Soog. "A 15-b 5-Msamples/s low-spurious CMOS ADC," IEEE J. Solid-State Cirucits, vol. 32, pp. 1866-1875, Dec. 1997.
14. B. C. Kuo, Automatic Control Systems. Eaglewood Cliffs, NJ: Prentice-Hall, 1962.
15. B. Widrow and S. Stearns, Adaptive Signal Processing. Englewood Cliffs, NJ: Prentice-Hall, 1985.
16. A. Shoval, M. Snelgrove, and D. Johns, "Comparison of DC offset effects in four LMS adaptive algorithms," IEEE Trans. Circuits Syst. II, vol. 42, pp. 183, Mar. 1995
17. S. Haykin, Adaptive Filter Theory. Englewood Cliffs, NJ: Prentice-Hall, 1986, pp. 681-690.
18. D. Fu, K. Dyer, S. Lewis, and P. Hurst, "Digital background calibration of a 10-b 4O-MS/s parallel pipelined ADC," in Proc. IEEE ISSCC, Feb. 1998, pp. 140-142.
19. U. Menzi and G. Moschytz, "Adaptive switched-capacitor filters based on the LMS algorithm," IEEE Trans. Circuits Syst I, vol. 40, pp. 929-942, Dec 1993.
20. S. Lewis, H. S. Fetterman, G. F. Gross, Jr., R. Ramachandran, and T. R. Viswanatha, "A 10-b 20 Msample/s analog-to-digital converter," IEEE J. Solid-State Circuits, vol. 27, pp. 351-358, Mar. 1992.
21. B. Ginetti, P. Jespers, and A. Vandemeulebroecke, "A CMOS 13-b RSD A/D converter," IEEE J. Solid-State Circuits, vol. 27, pp. 957-965, July 1992.
22. J. Brown, P. Hurst, and L. Der, "A 35 Mb/s mixed-signal decisionfeedback equalizer for disk drives in 2-μm CMOS," IEEE J. Solid-State Circuits, vol. 31, pp. 1258-1266, Sept. 1996.
23. K. Nagaraj, "A parasitic-insensitive area-efficient approach to realizing very large time constants in switched-capacitor circuits," IEEE Trans. Circuits Syst., vol. 36, pp. 1210-1216, Sept. 1989.
24. W. H. Ki and G. C. Temes, "Are-efficient gain-and offset-compensated very-large-time-constant SC biquads," ISCAS, vol. 3, pp. 1187-1190, May 1992.
25. K. Nagaraj, S. H. Lewis, R. W. Walden, G. E. Offord, R. S. Shariatdoust, J. A. Sabnis, R. O. Peruzzi, J. R. Barner, J. Plany, R. P. Mento, V. A. Rakshia, and R. W. Hall, "A median peak detecting analog signal processor for hard disk drive servo," IEEE J. Solid-State Circuits, pp. 461-170, Apr. 1995.
26. P. Gray, "Basic MOS operational amplifier design - An overview," Analog MOS Integrated Circuits, P. Gray, D. Hodges, and R. Brodersen, Eds. New York: IEEE Press, Wiley, 1980, pp. 28-49.
27. B. Widrow and S. Stearns, Adaptive Signal Processing. Englewood Cliffs, NJ: Prentice-Hall, 1985, pp. 15-27.
28. K. Dyer, "Analog background calibration of parallel pipelined analog-to-digital converters," Ph.D. dissertation, Univ. California, Davis, 1998, pp. 33-37.
29. J. Vederkooy and S. Lipshitz, "Resolution below the least significant bit in digital systems with dither," J. Audio Eng. Soc., vol. 32, no. 3, pp. 106-112, Mar. 1984.
30. M. Wagdy and M. Goff, "Linearizing average transfer characteristics of ideal ADC's via analog and digital dither," IEEE Trans. Instrum. Meas., vol. 43, p. 147, Apr. 1994.
31. E. Vittoz, "The design of high-performance anlog circuits on digital CMOS chips," IEEE J. Solid-State Circuits, vol. SC-20, pp. 657-665, June 1985.
32. R. McCharles, V. Saletore, W. Black, and D. Hodges, "An algorithmic aealog-to-digital converter," in Proc. IEEE ISSCC, Feb. 1977, pp. 96-97.
33. W. Song, H. Choi, S. Kwak, and B. Song, "A 10-b 20-Msamples/s lowpower CMOS ADC," IEEE J Solid-State Circuits, vol. 30, pp. 514-521, May 1995.
34. T. Cho and P. Gray, "A 10 b, 20 Msample/s, 35 mW pipeline A/D converter," IEEE J. Solid-State Circuits, vol. 30, pp. 166-172, Mar. 1995.